

IN THE UNITED STATES DISTRICT COURT  
FOR THE DISTRICT OF DELAWARE

---

TRANSMETA CORPORATION,

Plaintiff,

v.

INTEL CORPORATION,

Defendant.

---

C.A. No. 06-633 (GMS)

**FINAL JOINT CLAIM CONSTRUCTION CHART**

Pursuant to the Scheduling Order (D.I. 25) entered May 2, 2007, and the Stipulation regarding claim construction (D.I. 90) dated October 3, 2007, the parties hereby submit their Final Joint Claim Construction Chart. The chart regarding Transmeta's patents is attached hereto at Tab A. The chart regarding Intel's patents is attached hereto at Tab B.

Each party reserves the right to rely on the intrinsic evidence cited by the other party. For each claim, the parties will rely on the language of the claim as part of the intrinsic evidence. In addition, the parties agree that they may rely on additional references cited to the Patent Office during prosecution. Copies of any such references will be included in the Joint Appendix.

MORRIS, NICHOLS, ARSHT & TUNNELL LLP

*/s/ Karen Jacobs Louden*

---

Jack B. Blumenfeld (#1014)  
Karen Jacobs Louden (#2881)  
Richard J. Bauer (#4828)  
1201 N. Market Street  
Wilmington, DE 19899  
(302) 658-9200  
[klouden@mnat.com](mailto:klouden@mnat.com)

OF COUNSEL:

Robert C. Morgan  
ROPES & GRAY LLP  
1211 Avenue of the Americas  
New York, NY 10036-8704  
(212) 596-9000

Norman H. Beamer  
Sasha Rao  
Gabrielle Higgins  
ROPES & GRAY LLP  
525 University Avenue  
Palo Alto, CA 94301  
(650) 617-4000

John O'Hara Horsley  
TRANSMETA CORPORATION  
3990 Freedom Circle  
Santa Clara, CA 95054  
(408) 919-3000

*Attorneys for Plaintiff Transmeta Corporation*

October 10, 2007

YOUNG CONAWAY STARGATT & TAYLOR LLP

*/s/ Karen L. Pascale*

---

John W. Shaw (#3362)  
Karen L. Pascale (#2903)  
The Brandywine Building  
1000 West Street, 17th Floor  
Wilmington, DE 19801  
(302) 571-6600  
[kpascale@ycst.com](mailto:kpascale@ycst.com)

OF COUNSEL:

Matthew D. Powers  
Jared Brobow  
Steven S. Cherensky  
WEIL, GOTSHAL & MANGES LLP  
201 Redwood Shores Parkway  
Redwood Shores, CA 94065  
(650) 802-3000

Kevin Kudlac  
WEIL, GOTSHAL & MANGES LLP  
8911 Capital of Texas Highway, Suite 1350  
Austin, TX 78759  
(512) 349-1930

*Attorneys for Defendant Intel Corporation*

# TAB A

# TAB A

## **Halepete**

I. U.S. Patent No. 7,100,061 .....	1
------------------------------------	---

## **Belgard**

II. U.S. Patent No. 5,895,503 .....	11
III. U.S. Patent No. 6,226,733.....	24
IV. U.S. Patent No. 6,430,668 .....	90
V. U.S. Patent No. 6,813,699.....	112

## **Garg (Multiple-Type Registers)**

VI. U.S. Patent No. 5,493,687 .....	129
VII. U.S. Patent No. 5,838,986 .....	134
VIII. U.S. Patent No. 6,044,449.....	141

## **Garg (Register Renaming)**

IX. U.S. Patent No. 5,737,624 .....	144
X. U.S. Patent No. 5,974,526.....	154
XI. U.S. Patent No. 6,289,433 .....	165

## JOINT CHART TAB A – TRANSMETA PATENTS

## I. THE ‘061 PATENT (HALEPETE)\*

‘061 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions
1. A method for controlling power consumption of a computer processor on a chip comprising the steps of:		
<b>determining a maximum allowable power consumption level from an operating condition of the processor, said computer processor determining a maximum frequency which provides power not greater than the allowable power consumption level, said computer processor determining a minimum voltage which allows operation at the maximum frequency determined, and</b>	<p><b>“determining a maximum allowable power consumption level from an operating condition of the processor, said computer processor determining a maximum frequency which provides power not greater than the allowable power consumption level, said computer processor determining a minimum voltage which allows operation at the maximum frequency determined”</b> means that based on an operating condition of the processor, the computer processor determines a maximum allowable power consumption level by determining a corresponding maximum frequency and a minimum voltage which allows operation at the maximum frequency. [Term 1]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘061, claims 9, 10, 12, 15, 39; ‘061, Fig. 2, 1:42-56, 3:20-26, 3:47-4:8, 5:21-6:40, 7:40-53; Prosecution History: ‘061, Paper 20, pp. 24-27; Paper 26, pp. 14-16, 20-21; 8/27/07 Reexam Reply, p. 14.</p>	<p><b>“determining a maximum allowable power consumption level from an operating condition of the processor, said computer processor determining a maximum frequency which provides power not greater than the allowable power consumption level, said computer processor determining a minimum voltage which allows operation at the maximum frequency determined”</b> means after determining a maximum allowable power consumption level from an operating condition of the processor, the computer processor determines, in a separate step, a maximum frequency which provides power not greater than the determined allowable power consumption level, and the computer processor determines, in another separate step, a minimum voltage which allows operation at the determined maximum frequency. [Term 1]</p> <p><b>Intrinsic Evidence:</b> ‘061 patent at Fig. 2; 1:48-50; 3:20-26; 3:47-4:8; 5:21-57; 5:63-</p>

\* ‘061 patent asserted claims 2-7, 16-22, 24-29, 32-38, 40-51, 52-54 and 57 are not included in this chart, because there are no disputed terms for those asserted claims.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“determining a . . . frequency. . . [and a] voltage”</b> No construction necessary – plain and ordinary meaning. [Term 2]  <b>Intrinsic Evidence:</b> ‘061, 5:43-45, 63-67; Prosecution History: ‘061, Paper 17, pp. 19-22, Paper 26, pp. 14-17, 22-23.</p>	<p>67; 6:1-40; 7:40-53; claims 2-3; claim 10; claim 15; ‘061 File History at Amendment and Response dated February 19, 2004, pp. 2-7, 9, 15-17, 23; Reply to Office Action in Inter Partes Reexamination dated August 27, 2007, pp. 20-23, 28-32, 34-35, 40, 42-43, 48-50, 52-53.</p> <p><b>“determining a . . . frequency. . . [and a] voltage”</b> means determine a frequency and a voltage based at least on analyzing commands to be executed by the processor. [Term 2]  <b>Intrinsic Evidence:</b> ‘061 patent at Abstract; Fig. 2; 2:22-24; 5:21-57; 6:1-40; 7:40-53; claims 2-3; claims 17-22.</p>
dynamically changing the power consumption of the processor by changing frequency and voltage, respectively, to the maximum frequency and the minimum voltage determined, wherein said dynamically changing the power consumption comprises executing instructions in said computer processor while changing voltage at which said computer processor is operated.		
8. A computing device comprising:		
a power supply furnishing selectable output voltages,		
a clock frequency source,		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
a central processor including: a processing unit for providing values indicative of operating conditions of the central processor, and		
a <b>clock frequency generator</b> receiving a clock frequency from the clock frequency source and providing one of a plurality of selectable output clock frequencies to the processing unit;	<p><b>“clock frequency generator”</b> No construction necessary – plain and ordinary meaning. [Term 3]  <b>Intrinsic Evidence:</b> ‘061, Fig. 1, element 17; 3:18-26; Prosecution History: ‘061, Paper 5, pp. 4-8, Paper 9, pp. 6-9, Paper 14, pp. 3-6; Paper 26, pp. 22, 24..</p>	<p><b>“clock frequency generator”</b> means a unit that provides individual clock frequencies for each of a plurality of components including a processing unit of the processor, the system memory, and the system bus. [Term 3.]  <b>Intrinsic Evidence:</b> ‘061 patent at Fig. 1; Fig. 2; Fig. 3; 1:56-2:7; 3:18-46; 3:60-4:45; 5:54-63; ‘061 File History at Amendment and Response dated September 27, 2001, pp. 4-6.</p>
<b>means for detecting the values indicative of operating conditions of the central processor and causing the power supply and clock frequency generator to furnish an output clock frequency and voltage level for the central processor and to generate concurrently frequencies which are selected for optimum operation of a plurality of functional units of the computing device; and</b>	<p><b>“means for detecting the values indicative of operating conditions of the central processor and causing the power supply and clock frequency generator to furnish an output clock frequency and voltage level for the central processor and to generate concurrently frequencies which are selected for optimum operation of a plurality of functional units of the computing device”</b> This is a means-plus-function limitation that must be construed according to 35 U.S.C. §112, ¶ 6. [Term 4]</p> <p><u>Function:</u> The function performed by the claimed</p>	<p><b>“means for detecting the values indicative of operating conditions of the central processor and causing the power supply and clock frequency generator to furnish an output clock frequency and voltage level for the central processor and to generate concurrently frequencies which are selected for optimum operation of a plurality of functional units of the computing device”</b> This is a means-plus-function limitation that must be construed according to 35 U.S.C. §112, ¶ 6. [Term 4]</p> <p><u>Function:</u> detecting the values indicative of operating</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“means for detecting . . . and causing”</b> is detecting the values indicative of operating conditions of the central processor and causing the power supply and clock frequency generator to furnish an output clock frequency and voltage level for the central processor and to generate concurrently frequencies which are selected for optimum operation of a plurality of functional units of the computing device.</p> <p><u>Structure:</u> The disclosed structure that corresponds to the function of the claimed <b>“means for detecting . . . and causing”</b> is control software and a set of registers in the processor – such as the clock divider register 22 – in which are stored a multiplier and dividers computed by the processor (or determined via table lookup) based on operating conditions of the processor.</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘061, claim 9; ‘061, Fig. 1, master control unit 18; ‘061, Fig. 3, clock divider register 22, master control register 20, master status register 21; ‘061, 2:64-3:5, 4:29-54, 5:21-67, 7:26-38; Prosecution History: ‘061, Paper 7, p. 9, Paper 14, pp. 3-6, Paper 20, pp. 24-27; Paper 26, pp. 14-16, 22.</p>	<p>conditions of the central processor and causing the power supply and clock frequency generator to furnish an output clock frequency and voltage level for the central processor and to generate concurrently frequencies which are selected for optimum operation of a plurality of functional units of the computing device.</p> <p><u>Structure:</u> control software executing on the processor and the cooperating hardware on the processor</p> <p><b>Intrinsic Evidence:</b> ‘061 patent at Fig. 1; Fig. 2; 2:46-3:17; 3:18-4:8; 4:12-20; 4:29-32; 4:35-42; 5:15-28; 5:54-6:2; 6:9-13; 6:30-36; 6:41-45; 6:50-54; 7:26-38; 7:49-53; claim 9; ‘061 File History at Amendment and Response dated May 7, 2002, pp. 9-11; Amendment and Response dated January 28, 2003, pp. 3-5; Amendment and Response dated July 7, 2003, pp. 25-27; Amendment and Response dated February 19, 2004, pp. 15-16, 22; Amendment and Response dated August 3, 2004, pp. 2-3, 19-20; Reply to Office Action in Inter Partes Reexamination dated August 27, 2007, pp. 24-25, 35-36, 38, 40-41, 46-47, 50-52.</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<b>operating conditions of the central processor”</b> [Term 12] See claim 15, Term 5.	<b>operating conditions of the central processor”</b> [Term 12] See claim 15, Term 5.
means for executing instructions in said central processor while changing voltage at which said central processor is operated.		
15. A method of controlling a computer processor, comprising:		
monitoring <b>operating conditions internal to said computer processor</b> ;	<p><b>“operating conditions internal to said computer processor”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a plurality of types of operating conditions that are internal to the computer processor. [Term 5]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘061, claims 1, 39, 44-48; ‘061, 5:21-45, 5:54-61; Paper 20, pp. 19-20; ‘061 File History, Paper 21, pp. 2-3; 8/19/04 Notice of Allowability, pp. 1-3.</p>	<p><b>“operating conditions internal to said computer processor”</b> means a plurality of types of operating conditions, excluding core utilization, that are internal to the computer processor. [Term 5]</p> <p><b>Intrinsic Evidence:</b> ‘061 patent at Fig. 2; 5:15-45; 5:54-61; 7:26-38; claim 1; ‘061 File History at Amendment and Response dated July 7, 2003, pp. 19-20, 22, 25-28; Reply to Office Action in Inter Partes Reexamination dated August 27, 2007, pp. 24-27, 31, 33-36.</p>
<b>determining a frequency and a voltage</b> at which to operate said computer processor, based on said internal operating conditions;	<p><b>“determining a frequency and a voltage”</b> No construction necessary – plain and ordinary meaning. [Term 6]</p> <p><b>Intrinsic Evidence:</b> ‘061, 5:43-45, 63-67; Prosecution History: ‘061, Paper 17, pp. 19-22, Paper 26, pp. 14-17, 22-23.</p>	<p><b>“determining a frequency and a voltage”</b> means determine a frequency and a voltage based at least on analyzing commands to be executed by the processor. [Term 6]</p> <p><b>Intrinsic Evidence:</b> ‘061 patent at Abstract; Fig. 2; 2:22-24; 5:21-57; 6:1-40; 7:40-53; claims 2-3; claims 17-22.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
and implementing the determined frequency and voltage, wherein said implementing comprises: executing instructions in said computer processor while changing voltage at which said computer processor is operated.		.
23. A method of controlling a computer processor, comprising:		
monitoring idle time of said computer processor;		
<b>said computer processor determining a frequency and a voltage</b> at which to operate said computer processor, based on said idle time; and	<p><b>“said computer processor determining a frequency and a voltage”</b> No construction necessary – plain and ordinary meaning. [Term 7]  <b>Intrinsic Evidence:</b> ‘061 File History, Paper 30, pp. 2-3; 8/3/04 Amendment, pp. 1-25; 8/19/04 Notice of Allowability, pp. 1-3.</p> <p><b>“determining a frequency and a voltage”</b> See ‘061 claim 15, Term 6.</p>	<p><b>“said computer processor determining a frequency and a voltage”</b> means the computer processor itself, not the operating system, determines a frequency and a voltage. [Term 7]  <b>Intrinsic Evidence:</b> ‘061 patent at Fig. 2; 3:20-26; 3:47-4:8; 5:21-57; 6:1-40; 7:40-53; claim 10; claims 24-27; claim 29; claims 34-38; claims 40-43; claim 53; ‘061 File History at Amendment and Response dated February 19, 2004, pp. 2-7, 9, 15-17, 23; Reply to Office Action in Inter Partes Reexamination dated August 27, 2007, pp. 20-23, 28-32, 34-35, 40, 42-43, 48-50, 52-53.</p> <p><b>“determining a frequency and a voltage”</b> See ‘061 claim 15, Term 6.</p>
implementing the determined frequency and voltage, wherein said implementing		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
comprises executing instructions in said computer processor while changing voltage at which said computer processor is operated.		
30. A method of controlling a computer processor, comprising:		
monitoring <b>a state of said computer processor</b> ;	<p><b>“a state of said computer processor”</b> means a condition of the computer processor such as activeness or idleness. [Term 8]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '061 claims 31-33, 39, 44-52; '061, 4:63-65, 5:21-45, 6:54-56, 7:26-28; Prosecution History: '061, Paper 20, pp. 19-21.</p>	<p><b>“a state of said computer processor”</b> means the activeness or idleness of the computer processor. [Term 8]  <b>Intrinsic Evidence:</b> '061 patent at Fig. 2; Fig. 4; 4:63-5:14; 5:21-45; 6:54-56; 7:26-28; 7:49-53; claims 31-33; claim 39; claims 48-52; Reply to Office Action in Inter Partes Reexamination dated August 27, 2007, pp. 25, 29, 53.</p>
<b>said computer processor determining a frequency and a voltage</b> at which to operate said computer processor, based on said state; and	<p><b>“said computer processor determining a frequency and a voltage”</b> See '061 claim 23, Term 7.</p> <p><b>“determining a frequency and a voltage”</b> See '061 claim 15, Term 6.</p>	<p><b>“said computer processor determining a frequency and a voltage”</b> See '061 claim 23, Term 7.</p> <p><b>“determining a frequency and a voltage”</b> See '061 claim 15, Term 6.</p>
implementing the determined frequency and voltage, wherein said implementing comprises executing instructions in said computer processor while changing voltage at which said computer processor is operated.		
31. The method of claim 30, wherein said state comprises a sleep state.		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
39. A method of managing power consumption comprising:		
monitoring <b>internal conditions of a computer processor</b> ;	<p><b>“internal conditions of a computer processor”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a plurality of types of operating conditions that are internal to the computer processor. [Term 10]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘061, claims 1, 44-48; ‘061, 5:21-45, 7:26-38; Prosecution History: ‘061, Paper 20, p. 22.</p>	<p><b>“internal conditions of a computer processor”</b> means a plurality of types of operating conditions, excluding core utilization, that are internal to the computer processor. [Term 10]</p> <p><b>Intrinsic Evidence:</b> ‘061 patent at Fig. 2; 5:15-45; 5:54-61; 7:26-38; claim 1; ‘061 File History at Amendment and Response dated July 7, 2003, pp. 19-20, 22, 25-28; Reply to Office Action in Inter Partes Reexamination dated August 27, 2007, pp. 24-27, 31, 33-36.</p>
based on said internal conditions, determining an allowable power consumption level; <b>a computer processor determining a voltage-frequency pair</b> for said allowable power consumption level;	<p><b>“a computer processor determining a voltage-frequency pair”</b> No construction necessary – plain and ordinary meaning. [Term 11]</p> <p><b>Intrinsic Evidence:</b> See ‘061 claim 23, Term 7.</p>	<p><b>“a computer processor determining a voltage-frequency pair”</b> means a computer processor itself, not the operating system, determines a pair of voltage and frequency values. [Term 11]</p> <p><b>Intrinsic Evidence:</b> ‘061 patent at Fig. 2; 3:20-26; 3:47-4:8; 5:21-57; 6:1-40; 7:40-53; claim 10; claims 24-27; claim 29; claims 34-38; claims 40-43; claim 53; ‘061 File History at Amendment and Response dated February 19, 2004, pp. 2-7, 9, 15-17, 23; Reply to Office Action in Inter Partes Reexamination dated August 27, 2007, pp. 20-23, 28-32, 34-35, 40, 42-43, 48-50, 52-53.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<b>"determining a voltage-frequency pair"</b> No construction necessary – plain and ordinary meaning. <b>Intrinsic Evidence:</b>	<b>"determining a voltage-frequency pair"</b> See '061 claim 15, Term 6.
and dynamically changing power consumption of the computer processor by implementing said voltage-frequency pair,		
wherein said dynamically changing power consumption comprises changing voltage at which said computer processor is operated while executing instructions in said computer processor.		
56. A computing device comprising:		
a power supply furnishing selectable output voltages;		
a clock frequency source;		
and a central processor comprising: a <b>clock frequency generator</b> receiving a clock frequency from the clock frequency source;	<b>"clock frequency generator"</b> See '061 claim 8, Term 3. <b>Intrinsic Evidence:</b> See '061 claims 57, 58.	<b>"clock frequency generator"</b> See '061 claim 8, Term 3.
and a processing unit operable to provide values indicative of operating conditions of the central processor and to cause the power supply and the clock frequency generator to furnish a voltage level and an output clock frequency for the central processor,		
wherein said processing unit is further operable to cause the power supply to cause voltage furnished to the central		

*JOINT CHART TAB A – TRANSMETA PATENTS*

<b>'061 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
processor to change while the central processor is executing instructions.		

## JOINT CHART TAB A – TRANSMETA PATENTS

## II. THE ‘503 PATENT (BELGARD)

‘503 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions*†
21. A method of calculating physical addresses from virtual addresses, said method comprising:		
a) calculating a first <b>physical address</b> , having a <b>first page frame field</b> and a first page offset field <b>based on a virtual address</b> ;	<p>“<b>physical address</b>” means a location in the computer’s physical, <i>i.e.</i>, real, memory. [Term 1] <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1,</p>	<p>“<b>physical address</b>” means an address that is sufficient to unambiguously specify the location of a desired unit of data equal in size to the smallest storage location</p>

\* Intel’s position is that each of the asserted claims of the ‘503, ‘733, ‘668 and ‘699 patents should be construed to require the use of a memory for storing previously generated “page frame fields” (as construed herein) that is indexed on the basis of virtual address information only. **Intrinsic Evidence:** ‘503 patent at Title; Fig. 2A; Fig. 2B; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claims 1-21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; Amendment and Response to Office Action dated August 4, 1997, p. 12; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; Notice of Allowability dated April 20, 1999 pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 23-27; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 9-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 13-14; Appeals Brief dated March 20, 2000, pp. 11-24, 29-30; Notice of Allowability dated October 5, 2000 pp. 2-10; ‘668 patent at claim 6; claims 7-15; claim 18; claim 19; ‘699 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; PTO Office Communication dated March 16, 2004, pp. 3-5.

† Transmeta objects to Intel’s insertion of a general statement about the scope of all of the asserted claims from the ‘503, ‘733, ‘668 and ‘699 patents. To the extent that Intel believes that specific terms in these patents should be construed to include additional limitations, those limitations should have been set forth in Intel’s proposed constructions for specific claim terms. Intel’s identification of Intrinsic Evidence regarding a broad statement about the scope of all of the asserted claims is improper and unhelpful. Because this position was not identified by Intel in connection with the parties’ exchange of proposed claim constructions, Transmeta reserves the right to rely on any additional intrinsic evidence necessary to rebut this argument during the claim construction briefing, including, for example, the following: ‘503 File History Application and Paper 13; ‘466 File History, Paper 5 at pp. 9-12, Paper 8 at pp. 1-5; ‘733 Fig. 3C, 12:43-49, claim 12, claim 16, claim 17, ‘733 File History, Paper 4 at pp. 1-14, Paper 6 at pp. 5-6, Paper 7 at pp. 2-15, Paper 8 at pp. 1-7, Paper 10 at pp. 9-10, Paper 12, Paper 15 at p. 2, Paper 17 at pp. 2-10; ‘668 File History, Paper 4 at pp. 3-5; ‘699 File History, 12/15/03 Amendment at pp. 9-12, Office Action dated 3/16/04 at pp. 3-5.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
	Fig. 3A, Fig. 3B, Fig. 3C, 1:11-46, 2:7-15, 8:27-32, 8:41-46, 10:35-38, 10:57-63, 11:3-7; cited references: ‘554 patent, 1:41-56; ‘836 patent, 3:15-17, 4:61-68, 5:39-43.	addressable by the processor, typically one byte. [Term 1] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig. 3A; Fig. 3B; Fig. 3C; 1:57-58; 2:4-6; 2:47-49; 3:58-67; 5:51-55; 6:2-3; 8:41-45; 8:52-53; 12:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 3-4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated August 4, 1997, pp. 4-7, 9; ‘733 Patent at 13:24; 14:51-53; 15:3-7; 15:63-67; 16:29; 16:55-58; claim 17; claim 18; claim 36; claim 73; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 13-17, 20, 23; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘699 patent at claim 1; claim 4; ‘668 patent claim 1; claim 7; claim 15, claim 17; claim 21; ‘699 patent claim 1; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4;



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
	<p>“<b>page frame field</b>” means the portion of a physical address that identifies the physical location of a particular page. A “page” is a block of stored data of predetermined size. [Term 2]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 1:63-2:15; 2:43-44; 3:57-67; 4:1-6; 5:18-24, 5:63-67; 6:1-7; 6:53-64; 8:52-57; 8:59-62; 10:57-67; 11:1-7; 11:11-16; 11:34-40; 11:51-61; 12:14-16; cited references: ‘554 patent, 1:56-59, 2:4-12, 2:62-64, 4:6-8, 4:53-57, 8:61-62; ‘836 patent, 2:5-7, 5:58-63.</p>	<p>Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p> <p>“<b>page frame field</b>” means a portion of a “physical address” sufficient to unambiguously specify the location of a desired page of data. [Term 2]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig. 2; Fig. 3A; Fig. 3B; Fig. 3C; 2:8-15; 1:63-2:6; 2:43-44; 3:57-67; 5:67-6:1; 6:53-61; 8:32-35; 8:51-58; 9:13-20; 10:38-41; 10:57-67; 11:34-40; 11:49-56; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; ‘733 Patent at claims 17-18; claims 22-23; claim 51; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 13, 24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 patent claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) 3:15-18.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
	<p><b>“first page frame field”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the first referenced page frame field. [Term 4]  <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 3A; Fig. 3B; Fig. 3C, 3:39-64; 11:36-41, 12:14-21.</p> <p><b>“virtual address”</b> means an address in a segmented address space, the address having a segment identifier and a segment offset, and which is translated into a linear address if paging is enabled, and into a physical address if paging is disabled. [Term 8]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1; Fig. 3A; Fig. 3B; Fig. 3C; 1:11-25; 1:28-36; 1:42-62; 3:36-48; 5:54-56, 7:61-8:12; 8:27-32, 10:19-34; ‘503 File History, Paper 12, pp. 14-15; ‘466 File History, Paper 3, pp. 7-8; cited references: ‘554 patent, 1:24-40, 2:44-52; ‘836 patent, 1:63-65, 3:15-38.</p>	<p><b>“first page frame field”</b> See Intel’s construction below at element (d).</p> <p><b>“virtual address”</b> means a logical address having a fixed size and that translates into an intermediate “linear address” (as construed herein). [Term 8]  <b>Intrinsic Evidence:</b> ‘503 patent at Abstract; Title; 1:58-62; 3:36-38; 5:25-34; 5:42-44; 6:4-7; 8:6-12; 9:30-33; 10:19-48; 10:57-63; 11:49-56; claim 9; claim 13; ‘503 File History at Amendment and Response to Office Action dated August 4, 1997, pp. 14-15; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 7-8; Amendment and Response dated November 24, 1998, pp. 4-5; ‘733 patent at claim 7; claim 20; claim 23; claim 32; claim 51; claim 69; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, p. 10-11, 13-14; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000,</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
		pp. 7, 9-10, 12-17; 19-24; 29-30; Notice of Allowability dated October 5, 2000, pp. 4-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; 3:15-19; 3:22-23.
b) <b>storing</b> said <b>first page frame field</b> of said first <b>physical address</b> ;	<p><b>“storing/stored”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means placing/placed in storage. [Term 9]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 3:58-67; 4:38-40; 6:44-52; 7:3-4; 8:41-46; 9:21-24; 10:63-67; 11:1-2; 11:41-44; 12:14-16; 12:58-62; ‘503 File History, Paper 12, pp. 14; Paper 4, pp. 2; ‘466 File History, Paper 5, pp. 6; ‘733 File History, Paper 7, pp. 11; Paper 17, pp. 5.</p>	<p><b>“storing/stored”</b> means storing the page frame for the current memory request in a memory that indexed by virtual address information so that it can be rapidly accessed to generate a “fast physical address” (as construed herein) in response to the next request for data in the segment from which data is currently being requested. [Term 9]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 2A; Fig. 2B; 3:39-48; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claims 1-21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; Amendment and Response to Office Action dated August 4, 1997, p. 12; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; Notice of</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
		Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claim 23; claim 27; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 9-11, 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 13-14; Appeals Brief dated March 20, 2000, pp. 11-24, 29-30; Notice of Allowability dated October 5, 2000 pp. 2-10; '668 patent at claim 6; claims 7-15; claim 18; claim 19; '688 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; '699 PTO Office Communication dated March 16, 2004, pp. 3-5.
c) calculating a second <b>physical address based on</b> a second <b>virtual address</b> including a second <b>page frame field</b> and a second page offset field;		
d) generating a <b>third physical address based on</b> the <b>first page frame field</b> and the second page offset field;	<b>“third physical address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the third referenced physical address. [Term 10]	<b>“third physical address”</b> means an address sufficient to unambiguously specify the location of a unit of data equal in size to the smallest storage location addressable by the processor that may or

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
	<p><b>Intrinsic Evidence:</b> <i>see</i>, “physical address,” ‘503 Claim 1, Term 1.</p>	<p>may not be the desired unit of data, and which is generated quicker than a “physical address” (as construed herein). [Term 10]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 2A; Fig. 2B; Fig. 3A; Fig. 3B; Fig. 3C; 3:49-57; 3:58-67; 6:31-38; 7:5-16; 8:41-45; 8:52-53; 8:59-65; 9:2-6; 9:9-13; 9:16-21; 10:57-67; 11:3-16; 11:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 1-3; Office Action dated December 7, 1996, p.4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-7, 9; ‘733 patent at claim 9; claim 11; claims 17-19; claims 22-23; claim 30; claim 34; claim 36; claim 39; claim 59; claim 63; claim 65; claim 71; claim 73; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2, Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
	<p><b>“based on”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means “using.” [Term 7]</p> <p><b>Intrinsic Evidence:</b>  <i>see, e.g.</i>, ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 3:58-4:6, 5:30-6:7, 11:51-56.</p>	<p>20, 2000, pp. 12-16, 20-24, 29; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent at claim 1; claim 4; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p> <p><b>“based on”</b> means the fast page offset” (as construed herein) is concatenated with a “fast page frame” (as construed herein) to generate a “fast physical address” (as construed herein). [Term 7]</p> <p><b>Intrinsic Evidence:</b> ’503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 3:57-67; 8:29-40; 8:51-58; 9:16-21; 19:57-67; 11:34-40; 11: 49-56; ’733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ’733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Amendment and Response to Office Action dated July 30, 1999, p. 9; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
	<p><b>“first page frame field”</b> See Transmeta’s construction above in element (a).</p>	<p>4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p> <p><b>“first page frame field”</b> means a “page frame field” (as construed herein) that may or may not be the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 4]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
		Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
e) generating a <b>memory access request based on said third physical address;</b>	<b>“memory access request based on said third physical address”</b> No construction	<b>“memory access request based on said third physical address”</b> means using said



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
	<p>necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means using the third physical address to locate data in memory. [Term 11]</p> <p><b>Intrinsic Evidence:</b> ‘503 4:1-15, 7:16-19, 8:29-9:45, 11:33-12:3.</p>	<p>“third physical address” (as construed herein) to access memory in the same manner as if the final fully translated full physical address” (as construed herein) was already available. [Term 11]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 3A; Fig. 3B; Fig. 3C; 8:34-39; 8:41-51; 9:16-21; 9:21-24; 10:57-67; 11:34-40; 12:14-21; claim 9; claim 13; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 10-11; ‘733 Patent at claim 2; claim 7; claim 13; claim 20; claim 24; claim 29; claim 41; claim 44 ; claim 49; claim 52; claim 58; claim 64; claim 70; ‘733 File History at Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, p. 1; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13.</p>
(f) canceling said access request to memory using said <b>third physical address</b> if the <b>first page frame field</b> is not equal to the second <b>page frame field</b> of said second <b>physical address</b> .		
22. The method of claim 21, wherein the <b>page frame fields most recently used by</b>	<b>“page frame fields most recently used by the computer system”</b> No construction	<b>“page frame field[] most recently used by the computer system”</b> means a “page

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
<b>the computer system are stored.</b>	<p>necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means page frame fields used in one or more most recent previous requests. [Term 12]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C, 3:30-32, 3:58-67, 6:44-64, 7:3-19, 7:29-33, 8:52-65, 10:57-11-18.</p>	<p>frame field” (as construed herein) that may or may not be the location of the desired page of data and that is obtained from the physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 12]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'503 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions*†</b>
		dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; '699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; '699 PTO Office Communication dated March 16, 2004, pp. 3-5
23. The method of claim 21, further including a step: checking whether the first <b>page frame field</b> can be used for an address translation.		

## JOINT CHART TAB A – TRANSMETA PATENTS

## III. THE '733 PATENT (BELGARD)

'733 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions
1. A system for performing address translations usable by a processor employing both <b>segmentation</b> and <b>optional independent paging</b> the system comprising:	<p><b>"segmentation"</b> means a form of memory management where a virtual address space is divided into segments, where each segment is allowed to start at any boundary, and have any length.* [Term 13]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 1:47-62, 2:36-49, 5:25-50, 6:25-29; Prosecution History, '733 Paper 10, pp.9-10, Paper 14, pp.8-14; U.S. Patent No. 5,321,836 (incorporated by reference) at 3:46-51; cited references: '554 patent, 1:57-65, 2:44-52; '836 patent, 1:63-65, 3:15-38, 3:46-51.</p>	<p><b>"segmentation"</b> means the process of converting a "virtual address" (as construed herein) to a "linear address" (as construed herein).</p> <p>[Term 13]</p> <p><b>Intrinsic Evidence:</b> '503 patent at Title; claim 9; claim 13; '503 File History at Amendment and Response to Office Action dated August 4 1997, pp. 14-15; '466 File History at Amendment and Response dated November 24, 1998, pp. 4-5; '733 Patent claim 32; '733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 11, 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10, 13-14; Appeals Brief dated March 20, 2000, pp. 7, 9-10, 12-17, 19-24, 29-30; Notice of Allowability dated October 5, 2000, pp. 4-10; U.S. Patent No. 5,321,386 (incorporated by reference) at 3:15-19; 3:22-23.</p>

---

\* Transmeta's position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“optional independent paging”</b> means a form of memory management which can be enabled or disabled, and where the physical memory is divided into pages of predetermined size, which pages may be located independent of segment boundaries and lengths.* [Term 14]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C, 2:16-22, 2:36-59, 7:22-28, 9:61-63; cited references: ‘836 patent, 3:19-21, 3:43-4:6.</p>	<p><b>“optional independent paging”</b> means the optional process of converting a “linear address” (as construed herein) to a “physical address” (as construed herein) following the completion of “segmentation” (as construed herein). [Term 14]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at 5:25-29; 6:4-7; 6:31-36; 7:7-10; 10:35-38; claim 1; claim 7; claim 8; claim 9; ‘503 File History at Amendment and Response to Office Action dated August 4, 1997, pp. 14-15; Amendment and Response dated November 24, 1998, pp. 4-5; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 7-8; ‘733 patent at claim 32; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 11, 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10, 13-14; Appeals Brief dated March 20, 2000, pp. 7, 9-10, 12-17, 19-24, 29-30; Notice of Allowability dated October 5, 2000, pp. 4-10; U.S. Patent No. 5,321,386 (incorporated by reference) at 3:19-21; 3:39-42.</p>

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>means for generating an actual physical address from a virtual address in a time period T, said virtual address having both a segment identifier and a segment offset by calculating a linear address based on said entire virtual address, and by calculating said actual physical address based on said calculated linear address; and</b>	<p><b>“means for generating an actual physical address from a virtual address . . . by calculating a linear address based on said entire virtual address, and by calculating said actual physical address based on said calculated linear address”</b> is a means-plus-function limitation that must be construed according to 35 U.S.C. §112, ¶ 6. [Term 15] <b>[Agreed-to term]</b></p> <p><u>Function:</u> The function performed by the claimed <b>“means for generating”</b> is generating a non-speculative physical address from a virtual address in a time period T, said virtual address having both a segment identifier and a segment offset by calculating a linear address based on said entire virtual address, and by calculating said actual physical address based on said calculated linear address.</p> <p><u>Structure:</u> The disclosed structure that corresponds to the function of the claimed <b>“means for generating”</b> is an adder 305, a page cache 307, and register portion 291 or 391. (See Fig. 3B and 3C).</p>	
	<p><b>“actual physical address”</b> means a non-speculative physical address. [Term 16]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 1:11-25; 1:42-46; 1:51-62; 2:7-15, 3:61-67; 4:11-15; 7:8-11, 8:27-34; 9:30-45; 10:35-38; 10:57-63; 11:3-7; 11:33-12:8; Prosecution History: ‘733, Paper 14, pp. 8.</p>	<p><b>“actual physical address”</b> means an address that is sufficient to unambiguously specify the location of a desired unit of data equal in size to the smallest storage location addressable by the processor, typically one byte. [Term 16]  <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig. 3A; Fig. 3B; Fig. 3C; 1:57-58; 2:4-6; 2:47-49; 3:58-67; 5:51-55; 6:2-3; 8:41-45; 8:52-53; 12:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>December 7, 1996, pp. 3-4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated August 4, 1997, pp. 4-7, 9; ‘733 Patent at 13:24; 14:51-53; 15:3-7; 15:63-67; 16:29; 16:55-58; claim 17; claim 18; claim 36; claim 73; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14, Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 13-17, 20, 23; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘699 patent at claim 1; claim 4; ‘668 patent claim 1; claim 7; claim 15, claim 17; claim 21; ‘699 patent claim 1; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> means the portion of a virtual address that identifies a segment in the virtual address space. [Term 17]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig 1, Fig. 3A, Fig. 3B, Fig. 3C (segment identifier 301a), 1:51-55, 3:36-48, 5:3-7, 5:30-41, 6:25-29; Prosecution</p>	<p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> means the component of a “virtual address” (as construed herein) that uniquely identifies a variable-sized portion of data in a memory management system. [Term 17]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent 3:36-48; 5:1-17;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>History: ‘733, Paper 10, pp. 9-10; Paper 14, pp. 23.</p> <p>“<b>segment offset</b>” means the portion of a virtual address that identifies a location within a segment. [Term 18]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C (segment offset 301b), 1:51-58, 3:36-38, 5:3-7, 5:42-50, 8:13-26; Prosecution History: ‘733, Paper 10, pp. 9-10; Paper 14, pp. 23.</p>	<p>5:30-41; 7:66-8:12; 10:19-34; claim 9; claim 13; ‘503 File History at Amendment and Response to Office Action dated November 24, 1998, pp. 14-15; ‘733 patent at claim 1; claim 6; claim 12; claims 17-19; claim 28; claim 36; claim 44; claim 48; claim 51; claim 57; claim 63; claim 69; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 20, 24; Notice of Allowability dated October 5, 2000, pp. 2-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; 3:24-27; 4:61-65.</p> <p>“<b>segment offset</b>” means the component of a “virtual address” (as construed herein) that is added to a base address to calculate a “linear address” (as construed herein). [Term 18]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at 5:42-50; 8:66-9:13; 11:19-32; ‘503 File History at Office Action dated December 7, 1996, p. 5; Amendment and Response to Office Action dated August 4 1997, pp. 14-15; ‘733 patent at claim 1; claim 6; claim 12; claims 17-19; claim 23; claim 28; claim 36; claim 44; claim 48; claim 51; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 20, 24; Notice of Allowability dated October 5,</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>“<b>linear address</b>” means an address identifying a location in a continuous unsegmented address space, which is translated from a virtual address, and which is translated into a physical address. [Term 19]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 1:58-2:6, 3:36-48, 5:25-29, 5:42-6:7, 8:13-29; cited references: ‘554 patent, 2:44-67, 3:60-4:8; ‘836 patent, 1:63-65, 3:22-38.</p>	<p>2000, pp. 2-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; 3:24-27; 3:30-32; 4:61-65.</p> <p>“<b>linear address</b>” means a logical address having a fixed size and that translates into an actual “physical address” (as construed herein). [Term 19]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Abstract; 1:58-62; 3:36-38; 5:25-34; 5:42-44; 6:4-7; 8:6-12; 9:30-33; 10:19-48; 10:57-63; 11:49-56; claim 9; claim 13; ‘503 File History at Amendment and Response to Office Action dated August 4 1997, pp. 14-15; ‘466 File History at Preliminary Amendment dated August 4 1997, pp. 7-8; Amendment and Response dated November 24, 1998, pp. 4-5; ‘733 patent at claim 7; claim 20; claim 23; claim 32; claim 51; claim 69; ‘733 File History at Amendment and Response dated November 24, 1998, p. 10; Appeals Brief dated March 20, 2000, p. 12; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; 4:61-65; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:57-64; 4:3-8; 4:22-24.</p>
<p>a <b>fast physical address</b> generator for generating a <b>fast physical address</b> related to said <b>virtual address</b> in a time&lt;T.</p>	<p>“<b>fast physical address</b>” means an address specifying the location of data that may or may not be the desired location, and which is available sooner than an actual physical address. [Term 20]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (fast physical address 303), 4:1-15, 7:10-19, 8:52-9:59, 11:33-12:26; ‘733 Abstract;</p>	<p>“<b>fast physical address</b>” means an address sufficient to unambiguously specify the location of a unit of data equal in size to the smallest storage location addressable by the processor that may or may not be the desired unit of data, and which is generated quicker than a “physical address” (as construed herein). [Term 20]</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	Prosecution History: ‘733, Paper 14, pp. 12, 27; ‘699 Paper 5, p. 9.	<b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 2A; Fig. 2B; Fig. 3A; Fig. 3B; Fig. 3C; 3:49-57; 3:58-67; 6:31-38; 7:5-16; 8:41-45; 8:52-53; 8:59-65; 9:2-6; 9:9-13; 9:16-21; 10:57-67; 11:3-16; 11:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 1-3; Office Action dated December 7, 1996, p.4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998 pp. 4-7, 9; ‘733 patent at claim 9; claim 11; claims 17-19; claims 22-23; claim 30; claim 34; claim 36; claim 39; claim 59; claim 63; claim 65; claim 71; claim 73; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2, Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-16, 20-24, 29; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘699 patent at claim 1; claim 4; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		(incorporated by reference) at 3:15-18.
2. The system of claim 1, wherein the <b>fast physical address</b> can be used for <b>generating a memory access</b> faster than a memory access <b>based on</b> said <b>actual physical address</b> .	<p><b>“generating a memory access”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means using an address to locate data in memory. [Term 21]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 4:1-15, 7:16-19, 8:29-9:45, 11:33-12:3.</p>	<p><b>“generating a memory access”</b> means using a “fast physical address” (as construed herein) to access memory in the same manner as if the final fully translated full “physical address” (as construed herein) was already available. [Term 21]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 3A; Fig. 3B; Fig. 3C; 8:34-39; 8:41-51; 9:16-21; 9:21-24; 10:57-67; 11:34-40; 12:14-21; claim 9; claim 13; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 10-11; ‘733 Patent at claim 2; claim 7; claim 13; claim 20; claim 24; claim 29; claim 41; claim 44 ; claim 49; claim 52; claim 58; claim 64; claim 70; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, p. 1; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13.</p>
3. The system of claim 2, including a cancellation circuit for cancelling the memory access if the <b>fast physical address</b> and <b>actual physical address</b> are different.		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
4. The system of claim 1, wherein the <b>fast physical address</b> is generated <b>based on a combination of physical address information from a different virtual address, and partial linear address information relating to said virtual address.</b>	<p><b>“combination/combined/combining”</b> means association/associated/associating. [Term 22]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 4:1-10, 8:20-26, 9:14-29, 11:33-44.</p> <p><b>“physical address information from a different virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a physical address translated from a prior virtual address. [Term 23]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig.</p>	<p><b>“combination/combined/combining”</b> means . . . the fast page offset” (as construed herein) is concatenated with a “fast page frame” (as construed herein) to generate a “fast physical address” (as construed herein). [Term 22]  <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 3:57-67; 8:29-40; 8:51-58; 9:16-21; 19:57-67; 11:34-40; 11: 49-56; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Amendment and Response to Office Action dated July 30, 1999, p. 9; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p> <p><b>“physical address information from a different virtual address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.	<p>requested. [Term 23]</p> <p><b>Intrinsic Evidence:</b> '503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; '503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; '466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; '466 Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“partial linear address information relating to said virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a portion of a linear address translated from the virtual address referred to in claim 1. [Term 24]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (adder 309, page offset 303b), 3:58-4:10, 4:16-26, 6:47-64, 9:1-13, 11:19-32, 12:27-33.</p>	<p>by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p> <p><b>“partial linear address information relating to said ...virtual address”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 24]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
17. A system for performing address translations comprising:		
a virtual to linear address converter circuit for generating a calculated <b>linear address</b> based on a <b>virtual address</b> , said <b>virtual address</b> having both a <b>segment identifier</b> and a <b>segment offset</b> , and said calculated <b>linear address</b> being based on all of said <b>virtual address</b> ; and	<p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“segment offset”</b> See ‘733 claim 1, Term 18.</p>	<p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“segment offset”</b> See ‘733 claim 1, Term 18.</p>
a linear to physical address converter circuit for generating a <b>calculated physical address</b> based on the calculated <b>linear address</b> , the <b>calculated physical address</b> including a <b>calculated page frame</b> and a calculated page offset; and	<p><b>“calculated physical address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a non-speculative physical address. [Term 25]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 1:11-25, 1:42-46, 1:51-62, 2:7-15, 3:61-67, 4:11-15; 7:8-11, 8:3-12, 8:27-34, 8:52-57, 9:30-45, 10:35-38, 10:57-63, 11:3-7, 11:33-12:8; Prosecution History: ‘733, Paper 14, pp. 8.</p>	<p><b>“calculated physical address”</b> means an address that is sufficient to unambiguously specify the location of a desired unit of data equal in size to the smallest storage location addressable by the processor, typically one byte. [Term 25]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig. 3A; Fig. 3B; Fig. 3C; 1:57-58; 2:4-6; 2:47-49; 3:58-67; 5:51-55; 6:2-3; 8:41-45; 8:52-53; 12:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 3-4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated August 4, 1997, pp. 4-7, 9; ‘733 Patent at 13:24; 14:51-53; 15:3-7; 15:63-67; 16:29; 16:55-58; claim 17; claim 18; claim 36; claim 73; ‘733 File History at Preliminary Amendment dated August 4, 1997,</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“page frame”</b> In the claims this patent, “page frame” is used to refer to a “page frame field,” which is the portion of a physical address that identifies the physical location of a particular page.</p> <p><b>“calculated page frame”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the page frame field of a calculated physical address. [Term 26]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C (page frame 303a and page frame 308a), 2:7-15, 3:58-67, 5:59-6:7, 8:3-12,</p>	<p>pp. 13-14, Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 13-17, 20, 23; Notice of Allowability dated October 5, 2000, pp. 2-3, ‘699 patent at claim 1; claim 4; ‘668 patent claim 1; claim 7; claim 15, claim 17; claim 21; ‘699 patent claim 1; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p> <p><b>“page frame”</b> See ‘733 claim 17, Term 26.</p> <p><b>“calculated page frame”</b> A “calculated page frame” is a portion of a “physical address” sufficient to unambiguously specify the location of a desired page of data. [Term 26]  <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig. 2; Fig. 3A; Fig. 3B; Fig. 3C; 2:8-15; 1:63-2:6; 2:43-44; 3:57-67; 5:67-6:1; 6:53-61; 8:32-35; 8:51-58; 9:13-20; 10:38-41; 10:57-67; 11:34-40; 11:49-56;</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	8:27-34, 8:52-57, 9:30-45, 10:7-12, 10:57-67, 11:1-7, 11:11-16, 11:34-39, 11:51-61, 12:14-16; Prosecution History: ‘733, Paper 14, pp. 23.	‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; ‘733 Patent at claims 17-18; claims 22-23; claim 51; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 13, 24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 patent claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) 3:15-18.
a <b>fast physical address</b> circuit for generating a <b>fast physical address</b> including a <b>fast page frame</b> and a <b>fast page offset</b> ;	<p>“<b>fast physical address</b>” See ‘733 claim 1, Term 20.</p> <p>“<b>fast page frame</b>” No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the page frame field of a fast physical address. [Term 29]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (page frame 303a), 4:1-15, 7:3-11, 9:16-21, 10:57-63, 11:51-56; Prosecution History: ‘733, Paper 14, pp. 23.</p>	<p>“<b>fast physical address</b>” See ‘733 claim 1, Term 20.</p> <p>“<b>fast page frame</b>” means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 29]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>1; claims 7-10; claims 13-15; claim 21; '503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; '466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; '466 Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; '699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; '699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“fast page offset”</b> means the page offset of a fast physical address. [Term 30]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (page offset 303b), 4:1-15, 9:16-21, 10:57-63, 11:51-56; Prosecution History: ‘733, Paper 14, pp. 23.</p>	<p><b>“fast page offset”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address (as construed herein). [Term 30]  <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p>
wherein a <b>memory reference can be generated based on the fast physical address;</b>	<p><b>“memory reference . . . based on the fast physical address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means using the fast physical address to locate data in memory. [Term 32]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 4:1-15, 7:16-19, 8:29-9:45, 11:33-12:3.</p>	<p><b>“memory reference . . . based on the fast physical address”</b> means using a “fast physical address” (as construed herein) to refer to memory in the same manner as if the final fully translated full “physical address” (as construed herein) was already available. [Term 32]  <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 3A; Fig. 3B; Fig. 3C; 8:34-39; 8:41-51; 9:16-21; 9:21-</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		24; 10:57-67; 11:34-40; 12:14-21; claim 9; claim 13; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 10-11; ‘733 Patent at claim 2; claim 7; claim 13; claim 20; claim 24; claim 29; claim 41; claim 44 ; claim 49; claim 52; claim 58; claim 64; claim 70; ‘733 File History at Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, p. 1; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13.
further wherein the <b>fast physical address</b> is <b>based on linear address information relating to the virtual address</b> and <b>physical address information relating to a prior virtual address</b> .	<p><b>“based on”</b> See ‘503, claim 21, Term 7.</p> <p><b>“linear address information relating to the virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a linear address translated from the virtual address. [Term 33]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (adder 309, page offset 303b), 3:58-4:10, 4:16-26, 6:47-64, 9:1-13, 11:19-32, 12:27-33.</p>	<p><b>“based on”</b> See ‘503, claim 21, Term 7.</p> <p><b>“linear address information relating to the virtual address”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 33]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“physical address information relating to a prior virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a physical address translated from a prior virtual address. [Term 34]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p>	<p>dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p> <p><b>“physical address information relating to a prior virtual address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 34]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
18. A system for performing address translations comprising:		
a virtual to linear address converter circuit for generating a calculated <b>linear address</b> based on a <b>virtual address</b> , said	<p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p>	<p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>virtual address</b> having both a <b>segment identifier</b> and a <b>segment offset</b> , and said calculated <b>linear address</b> being based on all of said <b>virtual address</b> ; and	<b>“segment offset”</b> See ‘733 claim 1, Term 18.	<b>“segment offset”</b> See ‘733 claim 1, Term 18.
a linear to physical address converter circuit for generating a <b>calculated physical address based on</b> the calculated <b>linear address</b> , the <b>calculated physical address</b> including a <b>calculated page frame</b> and a calculated page offset; and	<b>“calculated physical address”</b> See ‘733 claim 17, Term 25.  <b>“calculated page frame”</b> See ‘733 claim 17, Term 26.	<b>“calculated physical address”</b> See ‘733 claim 17, Term 25.  <b>“calculated page frame”</b> See ‘733 claim 17, Term 26.
a <b>fast physical address</b> circuit for generating a <b>fast physical address</b> including a <b>fast page frame</b> and a <b>fast page offset</b> ,	<b>“fast physical address”</b> See ‘733 claim 1, Term 20.  <b>“fast page frame”</b> See ‘733 claim 17, Term 29.  <b>“fast page offset”</b> See ‘733 claim 17, Term 30.	<b>“fast physical address”</b> See ‘733 claim 1, Term 20.  <b>“fast page frame”</b> See ‘733 claim 17, Term 29.  <b>“fast page offset”</b> See ‘733 claim 17, Term 30.
wherein a <b>memory reference can be generated based on the fast physical address</b> ;	<b>“memory reference . . . based on the fast physical address”</b> See ‘733 claim 17, Term 32.	<b>“memory reference . . . based on the fast physical address”</b> See ‘733 claim 17, Term 32.
further wherein the <b>virtual address</b> is partially converted to a <b>linear address</b> by the fast physical address circuit and is	<b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.  <b>“physical address information relating to a prior virtual address”</b> See ‘733 claim 17, Term	<b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.  <b>“physical address information relating to a prior virtual address”</b> See ‘733 claim 17, Term

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>combined with physical address information relating to a prior virtual address to generate the tentative physical address.</b>	<p>34.</p> <p><b>“tentative physical address”</b> refers to the “fast physical address.” [Term 36]  <b>Intrinsic Evidence:</b> See ‘733 claim 1, Term 20.</p>	<p>34.</p> <p><b>“tentative physical address”</b> means an address sufficient to unambiguously specify the location of a unit of data equal in size to the smallest storage location addressable by the processor that may or may not be the desired unit of data, and which is generated quicker than a “physical address” (as construed herein). [Term 36]  <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 2A; Fig. 2B; Fig. 3A; Fig. 3B; Fig. 3C; 3:49-57; 3:58-67; 6:31-38; 7:5-16; 8:41-45; 8:52-53; 8:59-65; 9:2-6; 9:9-13; 9:16-21; 10:57-67; 11:3-16; 11:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 1-3; Office Action dated December 7, 1996, p.4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998 pp. 4-7, 9; ‘733 patent at claim 9; claim 11; claims 17-19; claims 22-23; claim 30; claim 34; claim 36; claim 39; claim 59; claim 63; claim 65; claim 71; claim 73; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2, Amendment</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-16, 20-24, 29; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent at claim 1; claim 4; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
28. A method of performing a translation of a virtual address in a computer system using <b>segmentation</b> and <b>optional independent paging</b> , said method including the steps of:	“ <b>segmentation</b> ” See ‘733 claim 1, Term 13.*	“ <b>segmentation</b> ” See ‘733 claim 1, Term 13.
	“ <b>optional independent paging</b> ” See ‘733 claim 1, Term 14.*	“ <b>optional independent paging</b> ” See ‘733 claim 1, Term 14.
(a) calculating a <b>fast physical address</b> related to said <b>virtual address</b> ; and	“ <b>fast physical address</b> ” See ‘733 claim 1, Term 20.  “ <b>virtual address</b> ” See ‘503 claim 21, Term 8.	“ <b>fast physical address</b> ” See ‘733 claim 1, Term 20.  “ <b>virtual address</b> ” See ‘503 claim 21, Term 8.
(b) calculating a <b>linear address</b> based on said <b>virtual address</b> , said <b>linear address</b> being based on both a <b>segment identifier</b>	“ <b>linear address</b> ” See ‘733 claim 1, Term 19.  “ <b>segment identifier</b> ” See ‘733 claim 1, Term 17.  “ <b>segment offset</b> ” See ‘733 claim 1, Term 18.	“ <b>linear address</b> ” See ‘733 claim 1, Term 19.  “ <b>segment identifier</b> ” See ‘733 claim 1, Term 17.  “ <b>segment offset</b> ” See ‘733 claim 1, Term 18.

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
and <b>segment offset</b> portion of said <b>virtual address</b> ; and		
(c) calculating an <b>actual physical address</b> based on the <b>linear address</b> ;	<b>“actual physical address”</b> See ‘733 claim 1, Term 16.	<b>“actual physical address”</b> See ‘733 claim 1, Term 16.
wherein step (a) is completed prior to the completion of step (c), and the <b>fast physical address</b> can be used to initiate a <b>fast memory reference</b> .	<p><b>“fast memory reference”</b> means using the fast physical address to locate data in memory. [Term 37]</p> <p><b>Intrinsic Evidence:</b> See ‘733 claim 1, Term 20.</p>	<p><b>“fast memory reference”</b> means using a “fast physical address” (as construed herein) to refer to memory in the same manner as if the final fully translated full “physical address” (as construed herein) was already available. Term 37]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 3A; Fig. 3B; Fig. 3C; 8:34-39; 8:41-51; 9:16-21; 9:21-24; 10:57-67; 11:34-40; 12:14-21; claim 9; claim 13; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 10-11; ‘733 Patent at claim 2; claim 7; claim 13; claim 20; claim 24; claim 29; claim 41; claim 44 ; claim 49; claim 52; claim 58; claim 64; claim 70; ‘733 File History at Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, p. 1; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13.</p>
29. The method of claim 28, further including a step (d): cancelling the memory access if the <b>fast physical address</b> and <b>actual</b>		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>physical address</b> are different.		
30. The method of claim 28, wherein the <b>fast physical address</b> is generated based on a combination of <b>physical address information from a different virtual address</b> , and partial <b>linear address</b> information relating to said <b>virtual address</b> .	<p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“physical address information from a different virtual address”</b> See ‘733 claim 4, Term 23.</p>	<p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“physical address information from a different virtual address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 29]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 1:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“partial linear address information relating to said virtual address”</b> See ‘733 claim 4, Term 24.</p>	<p>claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p> <p><b>“partial linear address information relating to said virtual address”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 33] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim</p>

*JOINT CHART TAB A – TRANSMETA PATENTS*

<b>'733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; '733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; '668 patent at claim 1; claim 15; '699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
36. A method of generating a <b>fast memory reference</b> using a <b>fast physical address</b> derived from a <b>virtual address</b> having both a <b>segment identifier</b> and a <b>segment offset</b> in a computer system employing both <b>segmentation</b> and <b>optional independent paging</b> , the method including the steps of:	<p><b>“fast memory reference”</b> See ‘733 claim 28, Term 37.*</p> <p><b>“fast physical address”</b> See ‘733 claim 1, Term 20.*</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.*</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.*</p> <p><b>“segment offset”</b> See ‘733 claim 1, Term 18.*</p> <p><b>“segmentation”</b> See ‘733 claim 1, Term 13.*</p> <p><b>“optional independent paging”</b> See in ‘733 claim 1, Term 14.*</p>	<p><b>“fast physical address”</b> See ‘733 claim 1, Term 20.</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“segment offset”</b> See ‘733 claim 1, Term 18.</p> <p><b>“segmentation”</b> See ‘733 claim 1, Term 13.</p> <p><b>“optional independent paging”</b> See in ‘733 claim 1, Term 14.</p>
(a) converting a portion of said <b>virtual address</b> into a <b>partial linear address</b> ; and	<p><b>“partial linear address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a portion of a linear address. [Term 38]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (adder 309, page offset 303b), 8:66-9:13, 11:19-32, 12:27-33.</p>	<p><b>“partial linear address”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 38]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim</p>

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18
	<b>“linear address”</b> See ‘733 claim 1, Term 19.	<b>“linear address”</b> See ‘733 claim 1, Term 19.
(b) combining the partial linear address with physical address information obtained from a prior memory reference to generate said fast physical address;	<p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“physical address information obtained from a prior memory reference”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a physical address translated from a prior virtual address. [Term 39]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p>	<p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“physical address information obtained from a prior memory reference”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 39]  <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p>
(c) generating a <b>memory reference based on the fast</b>	<b>“memory reference based on the fast physical address”</b> See ‘733 claim 17, Term 32.	<b>“memory reference based on the fast physical address”</b> See ‘733 claim 17, Term 32.



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>physical address;</b>		
(d) converting said <b>virtual address</b> into an <b>actual physical address</b> during which time a <b>linear address</b> is also calculated <b>based on</b> both the <segment id> and <segment offset> of said <b>virtual address</b> ;	<b>“actual physical address”</b> See ‘733 claim 1, Term 16.	<b>“actual physical address”</b> See ‘733 claim 1, Term 16.
(e) cancelling the memory reference if the <b>fast physical address</b> and <b>actual physical address</b> are different.		
39. A method of generating physical addresses from virtual addresses in a computer system employing both <b>segmentation</b> and <b>optional independent paging</b> , the method including the steps of:	<b>“segmentation”</b> See ‘733 claim 1, Term 13.*	<b>“segmentation”</b> See ‘733 claim 1, Term 13.
	<b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*	<b>“optional independent paging”</b> See ‘733 claim 1, Term 14.
(a) generating a first calculated <b>linear address</b> based on a first <b>virtual address</b> in a first operation, said linear addresses being	<b>“linear address”</b> See ‘733 claim 1, Term 19.  <b>“virtual address”</b> See ‘503 claim 21, Term 8.	<b>“linear address”</b> See ‘733 claim 1, Term 19.  <b>“virtual address”</b> See ‘503 claim 21, Term 8.

---

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
based on translating all portions of said first <b>virtual address</b> ; and		
(b) generating a <b>fast physical address</b> in a second operation, the <b>fast physical address</b> including <b>linear address information relating to said first virtual address</b> and portions of physical address information relating to said first virtual address; and	<p><b>“fast physical address”</b> See ‘733 claim 1, Term 20.</p> <p><b>“linear address information relating to said first virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a linear address translated from the first virtual address. [Term 40]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (adder 309, page offset 303b), 3:58-4:10, 4:16-26, 6:47-64, 9:1-13, 11:19-32, 12:27-33.</p> <p><b>“portions of physical address information</b></p>	<p><b>“fast physical address”</b> See ‘733 claim 1, Term 20.</p> <p><b>“linear address information relating to said first virtual address”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 40]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18</p> <p><b>“portions of physical address information</b></p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>relating to said first virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a physical address related to the first virtual address. [Term 41]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p>	<p><b>relating to said first virtual address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 41]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13, 19, 20, 24, 29; Notice of Allowability dated</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		October 5, 2000, pp. 4, 8; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
(c) generating a first <b>calculated physical address</b> in a third operation based on the first calculated <b>linear address</b> ;	<b>“calculated physical address”</b> See ‘733 claim 17, Term 25.	<b>“calculated physical address”</b> See ‘733 claim 17, Term 25.
wherein the <b>fast physical address</b> is generated prior to the generation of the first <b>calculated physical address</b> .		
40. The method of claim 39, wherein the <b>fast physical address</b> is used to generate a <b>tentative memory access</b> prior to the generation of the first calculated <b>physical address</b> .	<b>“tentative memory access”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means using the fast physical address to locate data in memory. [Term 42] <b>Intrinsic Evidence:</b> See ‘733 claim 1, Term 20.	<b>“tentative memory access”</b> means using a “tentative physical address” (as construed herein) to access memory in the same manner as if the final fully translated full “physical address” (as construed herein) was already available. [Term 42] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 3A; Fig. 3B; Fig. 3C; 8:34-39; 8:41-51; 9:16-21; 9:21-24; 10:57-67; 11:34-40; 12:14-21; claim 9; claim 13; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 10-11; ‘733 Patent at claim 2; claim 7; claim 13; claim

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		20; claim 24; claim 29; claim 41; claim 44 ; claim 49; claim 52; claim 58; claim 64; claim 70; ‘733 File History at Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, p. 1; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13.
41. The method of claim 40, including a step (d): cancelling the tentative memory access if the <b>fast physical address</b> and first calculated <b>physical address</b> are different.		
42. The method of claim 39, further including a step (e): generating a memory access request <b>based on</b> the first <b>calculated physical address</b> ; and		
(f) <b>storing physical address information relating to the first calculated physical address</b> for use in a later address translation.	<p><b>“storing”</b> See ‘503 claim 21, Term 9.</p> <p><b>“physical address information relating to the first calculated physical address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of the first calculated physical address. [Term 43]</p>	<p><b>“storing”</b> See ‘503 claim 21, Term 9..</p> <p><b>“physical address information relating to the first calculated physical address”</b> means “page frame” (as construed herein) that may or may not be the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p>	<p>data from the segment from which data is currently being requested. [Term 43]</p> <p><b>Intrinsic Evidence:</b> '503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; '503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; '466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; '466 Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
48. A method for performing memory accesses between a processor and a memory, said processor having an address translation mechanism that employs <b>segmentation</b> and <b>optional independent paging</b> , the method comprising the steps of:	<b>“segmentation”</b> See ‘733 claim 1, Term 13.*	<b>“segmentation”</b> See ‘733 claim 1, Term 13.
	<b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*	<b>“optional independent paging”</b> See ‘733 claim 1, Term 14.
generating <b>computed physical addresses</b> by converting <b>virtual addresses</b> having a <b>segment identifier</b> and a <b>segment offset</b> into <b>linear addresses</b> , such that all portions of said <b>virtual</b>	<b>“computed physical addresses”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a non-speculative physical address. [Term 44] <b>Intrinsic Evidence:</b> ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 1:11-25; 1:42-46; 1:51-62; 2:7-15, 3:61-67; 4:11-15; 7:8-11, 8:27-34; 9:30-45; 10:35-	<b>“computed physical address”</b> means an address that is sufficient to unambiguously specify the location of a desired unit of data equal in size to the smallest storage location addressable by the processor, typically one byte. [Term 44] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig. 3A; Fig. 3B; Fig. 3C; 1:57-58; 2:4-6; 2:47-49; 3:58-67; 5:51-55; 6:2-3; 8:41-45; 8:52-53; 12:34-40; claim

---

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

*JOINT CHART TAB A – TRANSMETA PATENTS*

‘733 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions
<b>addresses</b> are translated, and then converting said <b>linear addresses</b> into a <b>physical addresses</b> ;	38; 10:57-63; 11:3-7; 11:33-12:8; Prosecution History: ‘733, Paper 14, pp. 8.	1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 3-4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated August 4, 1997, pp. 4-7, 9; ‘733 Patent at 13:24; 14:51-53; 15:3-7; 15:63-67; 16:29; 16:55-58; claim 17; claim 18; claim 36; claim 73; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14, Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 13-17, 20, 23; Notice of Allowability dated October 5, 2000, pp. 2-3, ‘699 patent at claim 1; claim 4; ‘668 patent claim 1; claim 7; claim 15, claim 17; claim 21; ‘699 patent claim 1; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
	<b>“virtual addresses”</b> See ‘503 claim 21, Term 8.	<b>“virtual address”</b> See ‘503 claim 21, Term 8.
	<b>“segment identifier”</b> See ‘733 claim 1, Term 17.	<b>“segment identifier”</b> See ‘733 claim 1, Term 17.
	<b>“segment offset”</b> See ‘733 claim 1, Term 18.	



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<b>“linear addresses”</b> See ‘733 claim 1, Term 19.	<b>“segment offset”</b> See ‘733 claim 1, Term 18.  <b>“linear addresses”</b> See ‘733 claim 1, Term 19.
generating a <b>speculative physical address</b> based on one of said <b>computed physical addresses</b> ;	<b>“speculative physical address”</b> means an address specifying the location of data that may or may not be the desired location, and which is available sooner than an actual physical address. [Term 45] <b>Intrinsic Evidence:</b> See ‘733 claim 1, Term 20.	<b>“speculative physical address”</b> means an address sufficient to unambiguously specify the location of a unit of data equal in size to the smallest storage location addressable by the processor that may or may not be the desired unit of data, and which is generated quicker than a “physical address” (as construed herein). [Term 45] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 2A; Fig. 2B; Fig. 3A; Fig. 3B; Fig. 3C; 3:49-57; 3:58-67; 6:31-38; 7:5-16; 8:41-45; 8:52-53; 8:59-65; 9:2-6; 9:9-13; 9:16-21; 10:57-67; 11:3-16; 11:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 1-3; Office Action dated December 7, 1996, p.4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998 pp. 4-7, 9; ‘733 patent at claim 9; claim 11; claims 17-19; claims 22-23; claim 30; claim 34; claim 36; claim 39; claim 59; claim 63; claim 65; claim 71; claim 73; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999 at 1-7;

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		Letter dated June 16, 1999, pp. 1-2, Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-16, 20-24, 29; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent at claim 1; claim 4; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
initiating a <b>speculative memory access based on said speculative physical address</b> .	<p><b>“speculative memory access”</b> means using the speculative physical address to locate data in memory. [Term 46]</p> <p><b>Intrinsic Evidence:</b> See ‘733 claim 1, Term 20.</p>	<p><b>“speculative memory access”</b> means using a “speculative physical address” (as construed herein) to access memory in the same manner as if the final fully translated full physical address” (as construed herein) was already available. [Term 46]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 3A; Fig. 3B; Fig. 3C; 8:34-39; 8:41-51; 9:16-21; 9:21-24; 10:57-67; 11:34-40; 12:14-21; claim 9; claim 13; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 10-11; ‘733 Patent at claim 2; claim 7; claim 13; claim 20; claim 24; claim 29; claim 41; claim 44 ; claim 49; claim 52; claim 58; claim 64; claim 70; ‘733 File History at Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16,</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		1999, p. 1; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13.
	<b>“based on”</b> See ‘503 claim 21, Term 7.	<b>“based on”</b> See ‘503 claim 21, Term 7.
49. The method of claim 48, further including a step of initiating an actual memory access based on a <b>physical address</b> which has been computed during separate <b>segmentation</b> and paging operations.		
50. The method of claim 49, wherein said <b>speculative memory access</b> is completed unless canceled in favor of an actual memory access.		
51. A system for performing a first and a second address translation of first and second virtual addresses respectively, the system comprising:		
a virtual to linear address converter circuit for generating a first calculated	<b>“linear address”</b> See ‘733 claim 1, Term 19. <b>“virtual address”</b> See ‘503 claim 21, Term 8.	<b>“linear address”</b> See ‘733 claim 1, Term 19. <b>“virtual address”</b> See ‘503 claim 21, Term 8.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>linear address</b> based on translating all portions of the first <b>virtual address</b> including a <b>segment identifier</b> and a <b>segment offset</b> ; and	<p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“segment offset”</b> See ‘733 claim 1, Term 18.</p>	<p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“segment offset”</b> See ‘733 claim 1, Term 18.</p>
a linear to physical address converter circuit for completing the first address translation by generating a first <b>calculated physical address</b> based on said first calculated <b>linear address</b> , said first <b>calculated physical address</b> including a first <b>calculated page frame</b> and a first calculated page offset; and	<p><b>“calculated physical address”</b> See ‘733 claim 17, Term 25.</p> <p><b>“calculated page frame”</b> See ‘733 claim 17, Term 26.</p>	<p><b>“calculated physical address”</b> See ‘733 claim 17, Term 25.</p> <p><b>“calculated page frame”</b> See ‘733 claim 17, Term 26.</p>
wherein the system uses <b>information from the first address translation</b> during the second address translation so that the second address translation can be performed faster than the first address translation.	<p><b>“information from the first address translation”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of an address translated during the first address translation. [Term 47]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C, 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18; ‘733 Prosecution History, Paper 14, pp. 30.</p>	<p><b>“information [from the] first address translation”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 47]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; '503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; '466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; '466 Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; '699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; '699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
52. The system of claim 51, further including a comparator for determining whether said second address translation can be used for a memory access.		
53. The system of claim 51, wherein said second address translation is <b>based on a combination of partial linear address information relating to said second virtual address and physical address information from a different virtual address.</b>	<p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“partial linear address information relating to said second virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a portion of a linear address translated from the second virtual address. [Term 48]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (adder 309, page offset 303b), 3:58-4:10, 4:16-26, 6:47-64, 9:1-13, 11:19-32, 12:27-33.</p> <p><b>“physical address information from a different virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a physical address translated from a prior virtual address. [Term 49]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p>	<p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“partial linear address information relating to said ... virtual address”</b> See ‘733 claim 4, Term 24.</p> <p><b>“physical address information from a different virtual address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 49]</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p><b>Intrinsic Evidence:</b> '503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C  3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; '503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; '466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; '466 Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
54. The system of claim 51, wherein the system also calculates an <b>actual second physical address</b> from said second <b>virtual address</b> , by calculating a second <b>linear address based on</b> a second <b>segment identifier</b> and second offset associated with said second <b>virtual address</b> , and calculating said second <b>physical address based on</b> said second calculated <b>linear address</b> .	<b>“actual physical address”</b> See ‘733 claim 1, Term 16.	<b>“actual . . . physical address”</b> See ‘733 claim 1, Term 16.
55. The system of claim 54, wherein at least a portion of said actual second <b>physical address</b> is compared with a <b>corresponding portion of said second physical address</b> from said fast physical address generator, and when said portions are	<b>“corresponding portion of said second physical address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means bits positioned in alignment with said second physical address. [Term 50] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘503 Fig. 3A, Fig. 3B, Fig. 3C (limit field 392 and segment offset 301b; last page frame 397 and page frame), 9:25-	<b>“corresponding portion of said second physical address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 50] <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1;



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
not equal, said actual second <b>physical address</b> is used for a memory access.	45, 11:45-48, 11:56-12:16.	Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; '503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; '466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; '466 Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		(incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
56. The system of claim 51, further including a <b>register for storing address information pertaining to the first virtual address</b> for use during said translation of said second <b>virtual address</b> .	<p><b>“address information pertaining to the first virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of an address translated during the first translation from a virtual address. [Term 51]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C, 3:58-4:10, 4:16-26, 6:47- 7:19, 7:29-54, 8:52-9:45, 10:63-11:18.</p>	<p><b>“address information pertaining to the first virtual address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 51]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“register for storing address information pertaining to the first virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, see ‘733 claim 56, Term 51.</p>	<p>Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p> <p><b>“register [for] storing address information pertaining to the first virtual address”</b> means a register for storing the page frame associated with the current memory request that is indexed by virtual address information so that it can be rapidly accessed to generate a “fast physical address” (as construed herein) in response to the next request for data in the segment from which data is currently being requested. [Term 52]  <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 2A; Fig. 2B; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>7:66-8:3; 8:59-65; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claims 1-20; '503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; Amendment and Response to Office Action dated August 4 1997, pp. 12;</p> <p>'466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997 pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent at claim 5; claims 12-16; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 9-11, 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 13-14; Appeals Brief dated March 20, 2000, pp. 11-24, 29-30; Notice of Allowability dated October 5, 2000, pp. 2-10; '668 patent at claim 6; claims 7-15; claim 18; claim 19; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; '699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
57. A circuit for performing fast translations of virtual addresses to <b>physical addresses</b> in a computer system which uses both <b>segmentation</b> and <b>optional independent paging</b> , the circuit including:	<p><b>“physical addresses”</b> See ‘503 claim 21, Term 1. *</p> <p><b>“segmentation”</b> See ‘733 claim 1, Term 13.*</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*</p>	<p><b>“physical addresses”</b> See ‘503 claim 21, Term 1.</p> <p><b>“segmentation”</b> See ‘733 claim 1, Term 13.</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.</p>
an address generator for performing a first address translation of a first <b>virtual address</b> having an associated first <b>segment identifier</b> and a first offset, said first translation including converting all of said <b>virtual address</b> into a first <b>linear address</b> ;	<p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p>	<p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p>
said address generator also performing a <b>fast address translation</b> of a second <b>virtual address</b> having an associated second <b>segment identifier</b> and a second offset, said <b>fast address translation</b> occurring without converting all of	<b>“fast address translation”</b> means translation of a virtual address into a fast physical address. [Term 54] [Agreed-to term]	

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
said second <b>virtual address</b> into a second <b>linear address</b> ;		
wherein said address generator uses <b>information from the first address translation</b> during the <b>fast address translation</b> so that said translation of said second <b>virtual address</b> takes less time than said first address translation.	<b>“information from the first address translation”</b> See ‘733 claim 51, Term 47.	<b>“information from the first address translation”</b> See ‘733 claim 51, Term 47.
58. The system of claim 57, further including a comparator for determining whether said <b>fast address translation</b> can be used for a memory access.		
59. The system of claim 57, wherein said <b>fast address translation</b> is achieved <b>based on a combination of partial linear address information relating to said second virtual address and physical address information from said first virtual address.</b>	<b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.  <b>“partial linear address information relating to said second virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a portion of a linear address translated from the second virtual address. [Term 57] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘503 Fig. 3A, Fig. 3B, Fig. 3C (adder 309, page offset 303b), 3:58-	<b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.  <b>“partial linear address information relating to said ... virtual address”</b> See ‘733 claim 4, Term 24.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>4:10, 4:16-26, 6:47-64, 9:1-13, 11:19-32, 12:27-33.</p> <p><b>“physical address information from said first virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a physical address translated from said first virtual address. [Term 58]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p>	<p><b>“physical address information from said first virtual address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 58]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
60. The system of claim 57, wherein the address generator also performs a calculated translation to calculate an <b>actual second physical address</b> from said second <b>virtual address</b> , by calculating a second <b>linear address based on</b> said second <b>segment identifier</b> and second offset associated with said second <b>virtual address</b> , and calculating	<b>“actual second physical address”</b> means the actual physical address translated from the second virtual address. [Term 59] See ‘733 claim 1, Term 16.	<b>“actual second physical address”</b> See ‘733 claim 1, Term 16.



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
said second <b>physical address based on</b> said second calculated <b>linear address</b> .		
61. The system of claim 60, wherein at least a portion of said actual second <b>physical address</b> is compared with a corresponding portion of said second <b>physical address</b> from said fast physical address generator, and when such portions are not equal, said actual second <b>physical address</b> is used for a memory access.		
62. The system of claim 57, further including a <b>register for storing address information pertaining to the first virtual address</b> for use during said translation of said second <b>virtual address</b> .	<p><b>“address information pertaining to the first virtual address”</b> See ‘733 claim 56, Term 51.</p> <p><b>“register for storing address information pertaining to the first virtual address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, see ‘733 claim 56, Term 51.</p>	<p><b>“address information pertaining to the first virtual address”</b> See ‘733 claim 56, Term 51.</p> <p><b>“register [for] storing address information pertaining to the first virtual address”</b> See ‘733 claim 56, Term 52.</p>
63. A method of translating	<b>“segmentation”</b> See ‘733 claim 1, Term 13.*	<b>“segmentation”</b> See ‘733 claim 1, Term 13.

---

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
virtual addresses in a computer system that uses both <b>segmentation</b> and <b>optional independent paging</b> , the method including the steps of:	<b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*	<b>“optional independent paging”</b> See ‘733 claim 1, Term 14.
(a) generating a first <b>calculated physical address</b> based on a first <b>virtual address</b> in a first operation, said first <b>virtual address</b> including a first <b>segment identifier</b> and a first offset and wherein said first operation converts all of said <b>virtual address</b> into a first <b>linear address</b> ; and	<b>“calculated physical address”</b> See ‘733 claim 17, Term 25.  <b>“virtual address”</b> See ‘503 claim 21, Term 8.  <b>“segment identifier”</b> See ‘733 claim 1, Term 17.  <b>“linear address”</b> See ‘733 claim 1, Term 19.	<b>“calculated physical address”</b> See ‘733 claim 17, Term 25.  <b>“virtual address”</b> See ‘503 claim 21, Term 8.  <b>“segment identifier”</b> See ‘733 claim 1, Term 17.  <b>“linear address”</b> See ‘733 claim 1, Term 19.
(b) generating a second <b>fast physical address</b> in a second operation <b>based on</b> a second <b>virtual address</b> , said second <b>virtual address</b> including a second <b>segment identifier</b> and a second offset, and said second fast physical address being generated <b>based on information obtained during said first operation</b> , and without converting all of said	<b>“fast physical address”</b> See ‘733 claim 1, Term 20.  <b>“information obtained during said first operation”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of an address translated during the first operation. [Term 60] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.	<b>“fast physical address”</b> See ‘733 claim 1, Term 20.  <b>“information obtained during said first operation”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 60] <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
second <b>virtual address</b> into a second <b>linear address</b> :		14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
wherein said second operation is performed faster than said first operation.		
64. The method of claim 63, further including a step of determining whether a <b>memory access can be made using said second fast physical address.</b>	<p><b>“memory access . . . using said second . . . physical address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means using the second fast physical address to locate data in memory. [Term 61]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 4:11-15, 8:66-9:45, 11:19-12:16.</p>	<p><b>“memory access . . . using said second . . . physical address”</b> means using said “second. . . physical address” (as construed herein) to access memory in the same manner as if the final fully translated full “physical address” (as construed herein) was already available. [Term 61]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 3A; Fig. 3B; Fig. 3C; 8:34-39; 8:41-51; 9:16-21; 9:21-24; 10:57-67; 11:34-40; 12:14-21; claim 9; claim 13; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 10-11; ‘733 Patent at claim 2; claim 7; claim 13; claim 20; claim 24; claim 29; claim 41; claim 44 ; claim 49; claim 52; claim 58; claim 64; claim 70; ‘733 File History at Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, p. 1; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13.</p>
65. The method of claim 63, wherein during step (b) said	<b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.	<b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
second <b>physical address</b> is generated <b>based on</b> a <b>combination of partial linear address information relating to said second virtual address</b> and <b>physical address information from said first virtual address</b> .	<p><b>“physical address information from said first virtual address”</b> See ‘733 claim 59, Term 58.</p> <p><b>“partial linear address information relating to said second virtual address”</b> See ‘733 claim 59, Term 57.</p>	<p><b>“physical address information from said first virtual address”</b> See ‘733 claim 59, Term 58.</p> <p><b>“partial linear address information relating to said ... virtual address”</b> See ‘733 claim 4, Term 24.</p>
66. The method of claim 63, further including a step (c): generating an actual second <b>physical address</b> from said second <b>virtual address</b> during a third operation, by calculating a second <b>linear address based on</b> said second <b>segment identifier</b> and second offset associated with said second <b>virtual address</b> , and calculating said second <b>physical address based on</b> said second calculated <b>linear address</b> .		
67. The method system of claim 66, further including step (d): comparing at least a portion of said actual	<b>“corresponding portion of said second physical address”</b> See ‘733 claim 55, Term 50.	<b>“corresponding portion of said second physical address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
second <b>physical address</b> with a <b>corresponding portion of said second physical address</b> from said fast physical address generator, and when such portions are not equal, using said actual second <b>physical address</b> for a memory access.		<p>obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 50]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
68. The system of claim 63, further including a step of <b>storing address information pertaining to the first virtual address in a register</b> during said first operation for use during said second operation.	<p><b>“storing”</b> See ‘503 claim 21, Term 9.</p> <p><b>“address information pertaining to the first virtual address”</b> See ‘733 claim 56, Term 51.</p> <p><b>“storing address information pertaining to the first virtual address in a register”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, see ‘733 claim 56, Term 51.</p>	<p><b>“storing”</b> See ‘503 claim 21, Term 9.</p> <p><b>“address information pertaining to the first virtual address”</b> See ‘733 claim 56, Term 51.</p> <p><b>“register” for “storing address information pertaining to the first virtual address”</b> See ‘733 claim 56, Term 52.</p>
69. A method of performing address translations in a computer system that uses both <b>segmentation</b> and <b>optional independent paging</b> , the method including the steps of:	<p><b>“segmentation”</b> See ‘733 claim 1, Term 13.*</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*</p>	<p><b>“segmentation”</b> See ‘733 claim 1, Term 13.</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.</p>

---

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
(a) performing a first address translation by translating a first <b>virtual address</b> into a first <b>physical address</b> by: (i) first calculating a first <b>linear address</b> based on a first <b>segment identifier</b> and first offset associated with said first <b>virtual address</b> wherein all of said <b>virtual address</b> is translated; and (ii) calculating said first <b>physical address</b> based on said first calculated <b>linear address</b> and	<p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“physical address”</b> See ‘503 claim 21, Term 1.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p>	<p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“physical address”</b> See ‘503 claim 21, Term 1.</p> <p><b>“segment identifier”</b> See ‘733 claim 1, Term 17.</p> <p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p>
(b) performing a second address translation using <b>information obtained during said first address translation</b> to translate a second virtual address into a <b>second physical address</b> , said second physical address being obtained without converting all of said second <b>virtual address</b> into a second <b>linear address</b> ;	<p><b>“information obtained during said first address translation”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of an address translated during the first address translation. [Term 63]</p> <p><b>Intrinsic Evidence:</b> ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p> <p><b>“second physical address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the second referenced physical address. [Term 64]</p>	<p><b>“information [from the] first address translation”</b> See ‘733 claim 51, Term 47.</p> <p><b>“second physical address”</b> means an address sufficient to unambiguously specify the location of a unit of data equal in size to the smallest storage location addressable by the processor that may or may not be the desired unit of data, and which is</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>Intrinsic Evidence:</b> See “physical address” in ‘503 claim 21</p>	<p>generated quicker than a “physical address” (as construed herein). [Term 64]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 2A; Fig. 2B; Fig. 3A; Fig. 3B; Fig. 3C; 3:49-57; 3:58-67; 6:31-38; 7:5-16; 8:41-45; 8:52-53; 8:59-65; 9:2-6; 9:9-13; 9:16-21; 10:57-67; 11:3-16; 11:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 1-3; Office Action dated December 7, 1996, p.4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998 pp. 4-7, 9; ‘733 patent at claim 9; claim 11; claims 17-19; claims 22-23; claim 30; claim 34; claim 36; claim 39; claim 59; claim 63; claim 65; claim 71; claim 73; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2, Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-16, 20-24, 29; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent at claim 1; claim 4; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		‘U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
wherein said second translation can be achieved in less time than said first translation.		
70. The method of claim 69, further including a step of determining whether a <b>memory access can be made using said second physical address.</b>	<b>“memory access . . . using said second . . . physical address”</b> See ‘733 claim 64, Term 61.	<b>“memory access . . . using said second . . . physical address”</b> See ‘733 claim 64, Term 61.
71. The method of claim 69, wherein during step (b) said second <b>physical address</b> is generated <b>based on a combination of partial linear address information relating to said second virtual address and physical address information from said first virtual address.</b>	<b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.  <b>“physical address information from said first virtual address”</b> No construction necessary – plain and ordinary meaning. See ‘733 claim 59, Term 58.  <b>“partial linear address information relating to said second virtual address”</b> See ‘733 claim 59, Term 57.	<b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.  <b>“physical address information from said first virtual address”</b> See ‘733 claim 59, Term 58.  <b>“partial linear address information relating to said ... virtual address”</b> See ‘733 claim 4, Term 24.
72. The method of claim 69, further including a step (c):		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
generating an actual second <b>physical address</b> from said second <b>virtual address</b> , by calculating a second <b>linear address based on</b> said second <b>segment identifier</b> and second offset associated with said second <b>virtual address</b> , and calculating said second <b>physical address based on</b> said second calculated <b>linear address</b> .		
73. The method system of claim 72, further including step (d): comparing at least a portion of said actual second <b>physical address</b> with a <b>corresponding portion of said second physical address</b> from said fast physical address generator, and when such portions are not equal, using said actual second <b>physical address</b> for a memory access.	<b>“corresponding portion of said second physical address”</b> See ‘733 claim 55, Term 50.	<b>“corresponding portion of said second physical address”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 50] <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43;

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>’466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p>
74. The system of claim 69, further including a step of <b>storing address</b>	<p><b>“storing”</b> See ‘503 claim 21, Term 9.</p> <p><b>“address information pertaining to the first</b></p>	<p><b>“storing”</b> See ‘503 claim 21, Term 9.</p> <p><b>“address information pertaining to the first</b></p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘733 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>information pertaining to the first virtual address in a register</b> for use during said second address translation.	<b>virtual address”</b> See ‘733 claim 56, Term 51.  <b>“storing address information pertaining to the first virtual address in a register”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, see ‘733 claim 56, Term 51.	<b>virtual address”</b> See ‘733 claim 56, Term 51.  <b>“register [for] storing address information pertaining to the first virtual address”</b> See ‘733 claim 56, Term 52.

## JOINT CHART TAB A – TRANSMETA PATENTS

## IV. THE ‘668 PATENT (BELGARD)

‘668 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions
1. A system for performing address translations in a processor employing both <b>segmentation</b> and <b>optional independent paging</b> the system comprising:	<b>“segmentation”</b> See ‘733 claim 1, Term 13.*	<b>“segmentation”</b> See ‘733 claim 1, Term 13.
	<b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*	<b>“optional independent paging”</b> See ‘733 claim 1, Term 14.
a page cache providing an <b>actual physical page frame address</b> from a <b>virtual address</b> in a time period T, the page frame cache accessed by using a page field of a fully calculated <b>linear address</b> ; and	<p><b>“actual physical page frame address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the page frame field of an actual physical address. “Actual physical address” has the same meaning as in ‘733 claim 1. [Term 65]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 2:7-15; 3:58-67; 4:1-6; 5:63-67; 6:1-7; 6:53-64; 7:49-54; 8:52-57; 8:59-62; 9:33-50, 10:7-12; 10:63-11:7, 10:57-67; 11:1-7; 11:11-16; 11:34-39; 11:51-61; 12:4-16.</p>	<p><b>“actual physical page frame address”</b> means a portion of a “physical address” sufficient to unambiguously specify the location of a desired page of data. [Term 65]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig. 2; Fig. 3A; Fig. 3B; Fig. 3C; 2:8-15; 1:63-2:6; 2:43-44; 3:57-67; 5:67-6:1; 6:53-61; 8:32-35; 8:51-58; 9:13-20; 10:38-41; 10:57-67; 11:34-40; 11:49-56; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; ‘733 Patent at claims 17-18; claims 22-23; claim 51; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 13, 24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 patent claim 1; claim 7; claim 15;</p>

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>“<b>virtual address</b>” See ‘503 claim 21, Term 8.</p> <p>“<b>linear address</b>” See ‘733 claim 1, Term 19.</p>	<p>claim 17; claim 21; ‘699 patent claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) 3:15-18.</p> <p>“<b>virtual address</b>” See ‘503 claim 21, Term 8.</p> <p>“<b>linear address</b>” See ‘733 claim 1, Term 19.</p>
a speculative physical page frame address generator providing a speculative physical page address related to said virtual address in a time <T;	<p>“<b>speculative physical page frame address</b>” No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a page frame field of a speculative physical address. [Term 67]  <b>Intrinsic Evidence:</b> See ‘733 claim 17, Term 29.</p>	<p>“<b>speculative physical page frame address</b>” means a “page frame field” (as construed herein). [Term 67]  <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>“speculative physical page address” In this claim, “speculative physical page address” is used to refer to “speculative physical page frame address.” See Term 67, defined above.</p>	<p>of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5</p> <p>“speculative physical page address” means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 68]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
wherein the respective <b>page frames</b> are <b>combined</b> with <b>offset portions</b> to produce <b>physical memory addresses</b> .	<p><b>“page frames”</b> See ‘733 claim 17, Term 2.</p> <p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“offset portions”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the page offset field. [Term 69]</p>	<p><b>“page frames”</b> In this claim limitation the term “page frames” is used to refer to both the “actual physical page frame” and “the speculative physical page address.” See ‘668 Claim 1, Term 65 and Term 67.</p> <p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“offset portions”</b> means portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>Intrinsic Evidence:</b> ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 1:63-2:6; 3:61-67; 4:1-6; 4:16-19; 5:30-67; 6:1-8; 9:1-19; 10:35-48; 10:57-63; 11:21-25; 11:34-40.</p> <p><b>“physical memory addresses”</b> No construction necessary. See “physical address” in ‘503 claim 21, Term 1.</p>	<p>frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 69]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18</p> <p><b>“physical memory addresses”</b> In this claim, the term “physical memory address” refers to both a “physical address” and a “fast physical address.” A “physical address” is an address sufficient to unambiguously specify the location of a desired unit of data equal in size to the smallest storage location addressable by the processor, typically one byte. A “fast physical address” is an address sufficient</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>to unambiguously specify the location of a unit of data equal in size to the smallest storage location addressable by the processor that may or may not be the desired unit of data, and which is generated quicker than a “physical address” (as construed herein). [Term 70]</p> <p><b>Intrinsic Evidence:</b> '503 patent at Fig. 1; Fig 2A; Fig. 2B; Fig. 3A; Fig. 3B; Fig. 3C; 3:49-57; 3:58-67; 6:31-38; 7:5-16; 8:41-45; 8:52-53; 8:59-65; 9:2-6; 9:9-13; 9:16-21; 10:57-67; 11:3-16; 11:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; '503 File History at Office Action dated December 7, 1996, pp. 1-3; Office Action dated December 7, 1996, p.4; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-7, 9; '733 patent at claim 9; claim 11; claims 17-19; claims 22-23; claim 30; claim 34; claim 36; claim 39; claim 59; claim 63; claim 65; claim 71; claim 73; '668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; '733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		at 1-7; Letter dated June 16, 1999, pp. 1-2, Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-16, 20-24, 29; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent at claim 1; claim 4; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
2. The system of claim 1, wherein the speculative physical <b>page frame</b> address can be used for <b>generating a memory access</b> faster than a memory access <b>based on</b> said <b>actual physical page frame address</b> .	<b>“generating a memory access”</b> See ‘733 claim 2, Term 21.	<b>“generating a memory access”</b> See ‘733 claim 2, Term 21.
3. The system of claim 2 wherein the memory access is to a cache memory.		
4. The system of claim 2 including a cancellation circuit for canceling the memory access if the <b>speculative physical page frame address</b> and <b>actual physical page frame address</b> are different.		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
5. The system of claim 1, wherein the speculative physical page frame address generator comprises a <b>second page frame cache</b> .	<p><b>“second page frame cache”</b> means the second referenced page cache. A page cache is a high speed memory that stores recently used page frame fields. [Term 71]  <b>Intrinsic Evidence:</b> <i>see e.g.</i> ‘503 Fig. 3A, Fig. 3B, Fig. 3C (segment descriptor memory 390), 6:53-7:11, 7:29-54, 8:52-58.</p>	<p><b>“second page frame cache”</b> means a cache for storing the page frame associated with the current memory request that is indexed by virtual address information so that it can be rapidly accessed to generate a fast physical address” (as construed herein) in response to the next request for data in the segment from which data is currently being requested. [Term 71]  <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 2A; Fig. 2B; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claims 1-20; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; Amendment and Response to Office Action dated August 4 1997, pp. 12; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997 pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent at claim 5; claims 12-16; claim 23; claim 31; claim 37; claim 38’733 File History at</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 9-11, 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 13-14; Appeals Brief dated March 20, 2000, pp. 11-24, 29-30; Notice of Allowability dated October 5, 2000, pp. 2-10; ‘668 patent at claim 6; claims 7-15; claim 18; claim 19; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; . ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
15. A computer system using <b>segmentation</b> and <b>optional independent paging</b> for performing address translations comprising:	<p><b>“segmentation”</b> See ‘733 claim 1, Term 13.*</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*</p>	<p><b>“segmentation”</b> See ‘733 claim 1, Term 13.</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.</p>
an <b>address translation memory</b> capable of <b>storing a portion of a physical address corresponding to a stored page frame</b> ;	<p><b>“address translation memory”</b> No construction necessary – plain and ordinary meaning. [Term 72]</p> <p><b>Intrinsic Evidence:</b> <i>see e.g.</i> ‘503 Fig. 3A, Fig. 3B, Fig. 3C, 6:53-7:11, 7:29-54, 8:52-58.</p>	<p><b>“address translation memory”</b> means a memory for storing the page frame associated with the current memory request that is indexed by virtual address information so that it can be rapidly accessed to generate a “fast physical</p>

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>address” (as construed herein) in response to the next request for data in the segment from which data is currently being requested. [Term 72]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 2A; Fig. 2B; 3:39-48; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claims 1-20; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; Amendment and Response to Office Action dated August 4 1997, pp. 12; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997 pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘733 patent at claim 5; claims 12-16; claim 23; claim 31; claim 37; claim 38’733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 9-11, 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“storing”</b> See ‘503 claim 21, Term 9.</p> <p><b>“physical address”</b> See ‘503 claim 21, Term 1.</p> <p><b>“portion of a physical address corresponding to a stored page frame”</b> See “page frame” in ‘733 claim 17.</p>	<p>30, 1999, pp. 13-14; Appeals Brief dated March 20, 2000, pp. 11-17, 19-24, 29-30; Notice of Allowability dated October 5, 2000, pp. 2-10; ‘668 patent at claim 6; claims 7-15; claim 18; claim 19.</p> <p><b>“storing”</b> See ‘503 claim 21, Term 9.</p> <p><b>“physical address”</b> See ‘503 claim 21, Term 1.</p> <p><b>“portion of a physical address corresponding to a stored page frame”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 73]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 1:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13, 19, 20, 24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.</p> <p><b>“stored page frame”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means stored page</p>	<p><b>“stored page frame”</b> See Intel’s construction below at element (d).</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	frame field. [Term 74] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C (page frame 303a and page frame 308a), 2:7-15, 3:58-67, 4:1-6, 5:63-67, 6:1-7, 6:53-64, 7:49-54, 8:52-57, 8:59-62, 10:7-12, 10:57-67, 11:1-7, 11:11-16, 11:34-39, 11:51-61, 12:14-16.	
a virtual to linear address converter circuit for generating a calculated <b>linear address</b> ; and	<b>“linear address”</b> See ‘733 claim 1, Term 19.	<b>“linear address”</b> See ‘733 claim 1, Term 19.
a linear to physical address converter circuit for receiving and generating a calculated <b>physical address</b> based on the calculated <b>linear address</b> , the calculated <b>physical address</b> including a <b>first page frame</b> and a first page offset; and	<b>“first page frame”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the first referenced page frame. <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C (page frame 303a and page frame 308a), 2:7-15, 3:58-67, 4:1-6, 5:63-67, 6:1-7, 6:53-64, 7:49-54, 8:52-57, 8:59-62, 10:7-12, 10:57-67, 11:1-7, 11:11-16, 11:34-39, 11:51-61, 12:14-16.	<b>“first page frame”</b> means a portion of a “physical address” sufficient to unambiguously specify the location of a desired page of data. [Term 26] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig. 2; Fig. 3A; Fig. 3B; Fig. 3C; 2:8-15; 1:63-2:6; 2:43-44; 3:57-67; 5:67-6:1; 6:53-61; 8:32-35; 8:51-58; 9:13-20; 10:38-41; 10:57-67; 11:34-40; 11:49-56; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; ‘733 Patent at claims 17-18; claims 22-23; claim 51; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 13, 24, 29; Notice of Allowability dated October 5, 2000, pp. 4,

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		8; ‘668 patent claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) 3:15-18.8.
a fast physical address circuit generating a fast physical address comprised of the stored page frame combined with a page offset portion derived from the virtual address;	<p><b>“fast physical address”</b> See ‘733 claim 1, Term 20.</p> <p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“page offset portion”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the page offset field. [Term 75]  <b>Intrinsic Evidence:</b> ‘503 Fig. 1, Fig. 3A, Fig. 3B, Fig. 3C, 1:63-2:6; 3:61-67; 4:1-6; 4:16-19; 5:30-67; 6:1-8; 9:1-19; 10:35-48; 10:57-63; 11:21-25; 11:34-40.</p>	<p><b>“fast physical address”</b> See ‘733 claim 1, Term 20.</p> <p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“page offset portion”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 75]  <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“stored page frame”</b> See Transmeta’s construction above at element (a).</p>	<p>15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“the stored page frame”</b> means the “portion of a physical address corresponding to a stored page frame” (as construed herein). [Term 74]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; '699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; '699 PTO Office Communication dated March 16, 2004, pp. 3-5.
wherein the <b>fast physical address</b> is generated prior to the generation of said calculated <b>physical address</b> .		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
16. The system of claim 15, wherein the <b>fast physical address</b> can be used to initiate a <b>fast memory access</b> sooner than a memory access resulting from said first <b>physical address</b> .	<b>“fast memory access”</b> means using the fast physical address to locate data in memory. [Term 77] <b>Intrinsic Evidence:</b> See ‘733 claim 1, Term 20.	<b>“fast memory access”</b> means using a “fast physical address” (as construed herein) to access memory in the same manner as if the final fully translated full “physical address” (as construed herein) was already available. [Term 77]
17. The system of claim 16, including a cancellation circuit for canceling the fast memory access if the <b>fast physical address</b> and first <b>physical address</b> are different.		
20. A method of performing memory references in a processor that employs both <b>segmentation</b> and optional independent <b>paging</b> during an address translation, said system comprising;	<b>“segmentation”</b> See ‘733 claim 1, Term 13.* <b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*	<b>“segmentation”</b> See ‘733 claim 1, Term 13. <b>“optional independent paging”</b> See ‘733 claim 1, Term 14.
performing an actual address translation from a <b>virtual address</b> by first calculating a <b>linear address</b> based on both a <b>segment identifier</b> and an offset associated with the <b>virtual address</b> , and then generating an <b>actual physical address</b> based on the calculated <b>linear address</b> ; and	<b>“virtual address”</b> See ‘503 claim 21, Term 8. <b>“linear address”</b> See ‘733 claim 1, Term 19. <b>“segment identifier”</b> See ‘733 claim 1, Term 17. <b>“actual physical address”</b> See ‘733 claim	<b>“virtual address”</b> See ‘503 claim 21, Term 8. <b>“linear address”</b> See ‘733 claim 1, Term 19. <b>“segment identifier”</b> See ‘733 claim 1, Term 17. <b>“actual physical address”</b> See ‘733 claim

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

‘668 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions
	1, Term 16.	1, Term 16.
performing a speculative address translation from the <b>virtual address</b> using portions of the <b>linear address</b> and actual <b>physical address information from a prior virtual address translation</b> to produce a <b>speculative physical address</b> ;	<p>“<b>speculative physical address</b>” See ‘733 claim 48, Term 45.</p> <p>“<b>physical address information from a prior virtual address translation</b>” No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a physical address translated from a prior virtual address. [Term 78]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18, 11:34-40, 12:11-16.</p>	<p>“<b>speculative physical address</b>” See ‘733 claim 48, Term 45.</p> <p>“<b>physical address information from a prior virtual address translation</b>” means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 78]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 1:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘466 Notice</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.</p> <p><b>“portions of the linear address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means</p>	<p><b>“portions of the linear address”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	portions of the referenced linear address. <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘503 Fig. 3A, Fig. 3B, Fig. 3C; 3:58-4:10, 4:16-26, 6:47-64, 9:1-13, 11:19-32, 12:27-33.	byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 33] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
performing a <b>memory reference using the speculative physical address</b> ;	<b>“memory reference using the speculative physical address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means using the speculative physical address to locate data in memory. [Term 79] <b>Intrinsic Evidence:</b> See ‘733 claim 1, Term 20.	<b>“memory reference using the speculative physical address”</b> means using a “speculative physical address” (as construed herein) to refer to memory in the same manner as if the final fully translated full physical address” (as construed herein) was already available. [Term 79] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1; Fig 3A; Fig. 3B; Fig. 3C; 8:34-39; 8:41-51; 9:16-21; 9:21-24; 10:57-67; 11:34-40;

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘668 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		12:14-21; claim 9; claim 13; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 10-11; ‘733 Patent at claim 2; claim 7; claim 13; claim 20; claim 24; claim 29; claim 41; claim 44 ; claim 49; claim 52; claim 58; claim 64; claim 70; ‘733 File History at Amendment and Response dated November 24, 1998 pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, p. 1; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13.
validating that the memory reference is valid.		
21. The method of claim 20 wherein the validating step comprises comparing the <b>page frame</b> portions of the actual <b>physical address</b> and the <b>speculative physical address</b> .		
22. The method of claim 21, further including a step of canceling the memory reference if the <b>page frame</b> portions of the actual <b>physical address</b> and the <b>speculative physical address</b> are different.		

## JOINT CHART TAB A – TRANSMETA PATENTS

## V. THE '699 PATENT (BELGARD)

<b>'699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. A method of generating a <b>speculative memory address</b> from a <b>virtual address</b> having both a <b>segment identifier</b> and a <b>segment offset</b> in a computer system employing both <b>segmentation</b> and <b>optional independent paging</b> , the method including the steps of:	<p><b>"virtual address"</b> See '503 claim 21, Term 8.*</p> <p><b>"segment identifier"</b> See '733 claim 1, Term 17.*</p> <p><b>"segment offset"</b> See '733 claim 1, Term 18.*</p> <p><b>"segmentation"</b> See '733 claim 1, Term 13.*</p> <p><b>"optional independent paging"</b> See '733 claim 1, Term 14.*</p> <p><b>"speculative memory address"</b> means an address specifying the location of data that may or may not be the desired location, and which is available sooner than an actual physical address. [Term 80]*  <b>Intrinsic Evidence:</b> See '733 claim 1, Term 20.</p>	<p><b>"virtual address"</b> See '503 claim 21, Term 8.</p> <p><b>"segment identifier"</b> See '733 claim 1, Term 17.</p> <p><b>"segment offset"</b> See '733 claim 1, Term 18.</p> <p><b>"segmentation"</b> See '733 claim 1, Term 13.</p> <p><b>"optional independent paging"</b> See '733 claim 1, Term 14.</p> <p><b>"speculative memory address"</b> means an address sufficient to unambiguously specify the location of a unit of data equal in size to the smallest storage location addressable by the processor that may or may not be the desired unit of data, and which is generated quicker than a "physical address" (as construed herein). [Term 80]  <b>Intrinsic Evidence:</b> '503 patent at Fig. 1; Fig. 2A; Fig. 2B; Fig. 3A; Fig. 3B; Fig. 3C; 3:49-57; 3:58-67; 6:31-38; 7:5-16; 8:41-45; 8:52-53; 8:59-65; 9:2-6; 9:9-13; 9:16-</p>

\* Transmeta's position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>21; 10:57-67; 11:3-16; 11:34-40; claim 1; claim 7; claim 8; claim 14; claim 15; claim 21; ‘503 File History at Office Action dated December 7, 1996, pp. 1-3; Office Action dated December 7, 1996, p.4; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998 pp. 4-7, 9; ‘733 patent at claim 9; claim 11; claims 17-19; claims 22-23; claim 30; claim 34; claim 36; claim 39; claim 59; claim 63; claim 65; claim 71; claim 73; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 9-10; Office Action dated January 19, 1999 at 1-7; Letter dated June 16, 1999, pp. 1-2, Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-16, 20-24, 29; Notice of Allowability dated October 5, 2000, pp. 2-3; ‘668 patent at claim 1; claim 7; claim 15; claim 17; claim 21; ‘699 patent at claim 1; claim 4; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘U.S. Patent No. 5,321,836 (incorporated by reference)</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		at Fig. 1; Fig 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 3:3-5; 3:39-42; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
(a) converting a portion of the <b>virtual address</b> into a <b>partial linear address</b> ; and	<p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p> <p><b>“partial linear address”</b> See ‘733 claim 36, Term 38.</p>	<p><b>“linear address”</b> See ‘733 claim 1, Term 19.</p> <p><b>“partial linear address”</b> See ‘733 claim 36, Term 38.</p>
(b) <b>combining</b> the <b>partial linear address</b> with <b>physical address information obtained from a prior memory address generation</b> to generate the <b>speculative memory address</b> .	<p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“physical address information obtained from a prior memory address generation”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means at least a portion of a physical address translated from a prior virtual address. [Term 81]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.; Prosecution History: ‘699, Paper 5, pp. 9.</p>	<p><b>“combination/combined/combining”</b> See ‘733 claim 4, Term 22.</p> <p><b>“physical address information obtained from a prior memory address generation”</b> means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 81]  <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; '466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; '466 Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5.
2. The method of claim 1, wherein the <b>speculative memory address</b> is used to initiate a <b>speculative memory access</b> .	<b>“speculative memory access”</b> See ‘733 claim 48, Term 46.	<b>“speculative memory access”</b> See ‘733 claim 48, Term 46.
3. The method of claim 2 wherein the speculative memory access is to a cache memory.		
7. A system for performing page address translation for a <b>virtual address</b> to <b>physical address</b> translation within a processor that employs both <b>segmentation</b> and <b>optional independent paging</b> , said system comprising:	<b>“virtual address”</b> See ‘503 claim 21, Term 8.* <b>“physical address”</b> See ‘503 claim 21, Term 1.* <b>“segmentation”</b> See ‘733 claim 1, Term 13.* <b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*	<b>“virtual address”</b> See ‘503 claim 21, Term 8. <b>“physical address”</b> See ‘503 claim 21, Term 1. <b>“segmentation”</b> See ‘733 claim 1, Term 13. <b>“optional independent paging”</b> See ‘733 claim 1, Term 14.
a) a linear address generator adapted to calculate a calculated <b>linear address</b> based on processing the entire <b>virtual address</b> ;	<b>“linear address”</b> See ‘733 claim 1, Term 19.	<b>“linear address”</b> See ‘733 claim 1, Term 19.
b) a physical address generator, coupled to	<b>“actual physical page frame”</b> is used to	<b>“actual physical page frame”</b> See ‘668

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
the linear address generator, adapted to generate an <b>actual physical page frame based on</b> processing all of said calculated <b>linear address</b> ; and	refer to “actual physical page frame address.” See ‘668 claim 1, Term 65.	claim 1, Term 65.
c) a <b>second memory storing</b> at least one <b>speculative physical page frame</b> associated with the <b>virtual address</b> ; wherein the <b>speculative physical page frame</b> is compared to the <b>actual physical page frame</b> to determine if the <b>speculative physical page frame</b> is valid.	<p><b>“second memory”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term refers to a memory. [Term 82]</p> <p><b>Intrinsic Evidence:</b> ‘503 Fig. 3A, Fig. 3B, Fig. 3C (segment descriptor memory 390), 6:53-7:11, 7:29-54, 8:52-58.</p>	<p><b>“second memory”</b> means a memory for storing the page frame associated with the current memory request that is indexed by virtual address information so that it can be rapidly accessed to generate a fast physical address” (as construed herein) in response to the next request for data in the segment from which data is currently being requested. [Term 82]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 2A; Fig. 2B; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claims 1-20; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; Amendment and Response to Office Action dated August 4 1997, pp. 12; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997 pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; Notice of Allowability dated April 20,</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		1999, pp. 6-7; ‘733 patent at claim 5; claims 12-16; claim 23; claim 31; claim 37; claim 38’733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 9-11, 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 13-14; Appeals Brief dated March 20, 2000, pp. 11-24, 29-30; Notice of Allowability dated October 5, 2000, pp. 2-10; ‘668 patent at claim 6; claims 7-15; claim 18; claim 19; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5
	<p><b>“speculative physical page frame”</b> Is used to refer to “speculative physical page frame address.” See ‘668 claim 1, Term 67.</p> <p><b>“storing”</b> See ‘503 claim 21, Term 9.</p>	<b>“speculative physical page frame”</b> See ‘668 claim 1, Term 67.
8. The system of claim 7, wherein said <b>second memory</b> also includes a field for		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
indicating whether said at least one <b>speculative physical page frame</b> is valid.		
9. The system of claim 7, wherein said <b>second memory</b> includes a plurality of <b>speculative physical page frames</b> corresponding to a plurality of previously translated <b>virtual addresses</b> .		
10. A system for performing address translation for a <b>virtual address</b> to <b>physical address</b> translation within a processor that employs both <b>segmentation</b> and optional independent <b>paging</b> , said system comprising:	<p><b>“physical address”</b> See ‘503 claim 21, Term 1.*</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.*</p> <p><b>“segmentation”</b> See ‘733 claim 1, Term 13.*</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*</p>	<p><b>“physical address”</b> See ‘503 claim 21, Term 1.</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segmentation”</b> See ‘733 claim 1, Term 13.</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.</p>
a) a linear address generator adapted to calculate a first calculated <b>linear address</b> based on processing an entire first <b>virtual address</b> ;	<b>“linear address”</b> See ‘733 claim 1, Term 19.	<b>“linear address”</b> See ‘733 claim 1, Term 19.
b) a physical address generator, coupled to the linear address generator, adapted to generate an actual first <b>physical address</b> based on processing all of said calculated		

---

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>linear address;</b> and		
c) an adder for calculating a first partial calculated linear address based on processing only a portion of said entire first <b>virtual address</b> ;		
wherein said <b>first partial calculated linear address</b> further is used by the system to initiate a <b>fast memory access</b> to a data cache before said actual first <b>physical address</b> is generated by the physical address generator.	<p><b>“first partial calculated linear address”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a portion of the first calculated linear address. [Term 83] <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (adder 309, page offset 303b), 8:66-9:13, 11:19-32, 12:27-33.</p>	<p><b>“first partial calculated linear address”</b> means a portion of a “physical address” (as construed herein) sufficient to unambiguously specify the location of a byte of data within a page and that is used together with a “fast page frame” (as construed herein) to form a “fast physical address” (as construed herein). [Term 83] <b>Intrinsic Evidence:</b> ‘503 patent at Fig. 1A, Fig. 3A; Fig. 3B; Fig. 3C; 9:2-6; 9:9-13; 9:16-21; 11:34-40; ‘733 patent at claim 4; claim 17; claim 18; claim 23; claim 36; claim 53; claim 59; claim 65; claim 71; ‘733 File History at Amendment and Response dated November 24, 1998, pp. 9-10; Letter dated June 16, 1999, pp. 1-2; Appeals Brief dated March 20, 2000, p. 24; Notice of Allowability dated October 5, 2000, p. 4; ‘668 patent at claim 1; claim 15; ‘699 patent at claim 1; Amendment and Response dated December 15, 2003, pp. 9-10; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 3; Fig. 4; Fig. 5; 2:7-9; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<b>fast memory access</b> ” See ‘668 claim 16, Term 77.	<b>“fast memory access”</b> See ‘668 claim 16, Term 77.
13. A system for performing address translation for a <b>virtual address</b> to <b>physical address</b> translation within a processor that employs both <b>segmentation</b> and optional independent <b>paging</b> , said system comprising:	<p><b>“physical address”</b> See ‘503 claim 21, Term 1.*</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.*</p> <p><b>“segmentation”</b> See ‘733 claim 1, Term 13.*</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.*</p>	<p><b>“physical address”</b> See ‘503 claim 21, Term 1.</p> <p><b>“virtual address”</b> See ‘503 claim 21, Term 8.</p> <p><b>“segmentation”</b> See ‘733 claim 1, Term 13.</p> <p><b>“optional independent paging”</b> See ‘733 claim 1, Term 14.</p>
a) a linear address generator adapted to calculate a first calculated <b>linear address</b> based on processing an entire first <b>virtual address</b> ;	<b>“linear address”</b> See ‘733 claim 1, Term 19.	<b>“linear address”</b> See ‘733 claim 1, Term 19.
b) a physical address generator, coupled to the linear address generator, adapted to generate a first <b>physical address</b> based on processing all of said calculated <b>linear address</b> ; and		
c) a <b>first memory storing partial physical address information associated with said first virtual address</b> ;	<b>“first memory”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the first referenced memory. [Term 84]	<b>“first memory”</b> means a memory for storing the page frame associated with the current memory request that is indexed by virtual address information so that it can be rapidly accessed to generate a “fast

\* Transmeta’s position is that construed preamble terms are limitations. Intel does not adopt this position.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (segment descriptor memory 390), 6:53-7:11, 7:29-54, 8:52-58.</p>	<p>physical address” (as construed herein) in response to the next request for data in the segment from which data is currently being requested. [Term 84]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 2A; Fig. 2B; 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claims 1-20; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; Amendment and Response to Office Action dated August 4 1997, pp. 12; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997 pp. 2-8; Amendment and Response dated November 24, 1998, pp. 4-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; Notice of Allowability dated April 20, 1999, pp. 6-7; ‘733 patent at claim 5; claims 12-16; claim 23; claim 31; claim 37; claim 38’733 File History at Preliminary Amendment dated August 4, 1997, pp. 13-14; Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, pp. 13-14; Amendment and Response dated November 24, 1998, pp. 9-11, 13-14; Letter dated June 16,</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>“partial physical address information associated with said first virtual address” No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means a portion of a physical address translated from the first virtual address. [Term 85]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p>	<p>1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 13-14; Appeals Brief dated March 20, 2000, pp. 11-24, 29-30; Notice of Allowability dated October 5, 2000, pp. 2-10; ‘668 patent at claim 6; claims 7-15; claim 18; claim 19; ‘668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; . ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5</p> <p>“partial physical address information associated with said first virtual address” means a “page frame field” (as construed herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 85]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 1:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>'699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		<p>dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; '466 patent at claims 1-43; '466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; '466 Notice of Allowability dated April 20, 1999, pp. 6-7; '733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; '733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 11-24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; '668 File History at Office Action Summary dated August 31, 2001, pp. 3-5; '668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; '699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		3:15-18; ‘699 File History at Amendment and Response dated December 15, 2003, pp. 9-10; ‘699 PTO Office Communication dated March 16, 2004, pp. 3-5
	“ <b>storing</b> ” See ‘503 claim 21, Term 9.	“ <b>storing</b> ” See ‘503 claim 21, Term 9.
d) a comparator which determines if a <b>second physical address</b> created by a <b>fast address translation</b> of a second <b>virtual address</b> is valid by checking said partial physical address information against a <b>corresponding portion of a complete translation of said second physical address</b> .	“ <b>fast address translation</b> ” See ‘733 claim 57, Term 54. [ <b>Agreed-to term</b> ]	
	<p>“<b>second physical address</b>” No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the second referenced physical address. [Term 86]  <b>Intrinsic Evidence:</b> See “physical address” in ‘503 claim 21</p> <p>“<b>corresponding portion of a complete translation of said second physical address</b>” No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means bits positioned in alignment with said second physical address. [Term 87]  <b>Intrinsic Evidence:</b> ‘503 Fig. 3A, Fig. 3B, Fig. 3C (limit field 392 and segment offset 301b; last page frame 397 and page frame), 9:25-45, 11:45-48, 11:56-12:16.</p>	<p>“<b>second physical address</b>” has the same meaning as in ‘733 claim 69. [Term 86]</p> <p>“<b>corresponding portion of a complete translation of said second physical address</b>” means a portion of a “physical address” sufficient to unambiguously specify the location of a desired page of data. [Term 87]  <b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 11:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2; Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13, 19, 20, 24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
14. The system of claim 13, wherein said <b>partial physical address information</b> and	<b>“partial physical address information”</b> No construction necessary – plain and	<b>“partial physical address information”</b> means a “page frame field” (as construed

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
said corresponding portion are <b>page frames</b> .	<p>ordinary meaning. If the Court decides a construction is necessary, this term means a portion of a physical address translated from the first virtual address. [Term 88]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘503 Fig. 3A, Fig. 3B, Fig. 3C (last page frame 397), 3:58-4:10, 4:16-26, 6:47-64, 7:3-19, 8:52-9:45, 10:63-11:18.</p>	<p>herein) that may or may not specify the location of the desired page of data and that is obtained from the “physical address” (as construed herein) used in the previous request for data from the segment from which data is currently being requested. [Term 88]</p> <p><b>Intrinsic Evidence:</b> ‘503 patent at Title; Fig. 1; Fig. 2A; Fig. 3A; Fig. 3B; Fig. 3C 3:39-48; 3:49-57; 3:58-61; 3:62-64; 5:34-38; 6:8-14; 6:31-38; 6:44-52; 6:53-60; 7:5-16; 7:66-8:3; 8:59-65; 9:16-21; 10:57-67; 11:3-16; 1:34-40; 12:14-21; claim 1; claims 7-10; claims 13-15; claim 21; ‘503 File History at Response to Office Action dated October 7, 1996, pp. 1-3; Interview Summary dated March 6, 1997; ‘466 patent at claims 1-43; ‘466 File History at Preliminary Amendment dated August 4, 1997, pp. 2-8; Amendment and Response dated November 24, 1998, pp. 5-8, 10-11; Letter from Applicant dated March 18, 1999, pp. 1-6; Response to Office Action dated March 18, 1999, pp. 5-6; ‘733 patent claim 5; claims 12-16; claims 17-18; claim 23; claim 31; claim 37; claim 38; ‘733 File History at Preliminary Amendment For Accompanying Rule 1.60 dated August 4, 1997, p. 13; Amendment and Response dated November 24, 1998, pp. 13-14; Letter dated June 16, 1999, pp. 1-2;</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘699 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		Amendment and Response dated July 30, 1999, pp. 9-10; Appeals Brief dated March 20, 2000, pp. 12-13, 19, 20, 24, 29; Notice of Allowability dated October 5, 2000, pp. 4, 8; ‘668 patent at claim 1; claim 6; claims 7-14; claim 15; claims 17-18; claim 19; claim 21; ‘699 patent at claim 1; U.S. Patent No. 5,321,836 (incorporated by reference) at Fig. 2; Fig. 3; Fig. 4; Fig. 5; 2:5-7; 5:39-43; 5:58-63; U.S. Patent No. 5,408,626 (incorporated by reference) at 3:15-18.
	“ <b>page frames</b> ” See ‘733 claim 17, Term 2.	“ <b>page frames</b> ” See ‘733 claim 17, Term 3.
15. The system of claim 13, wherein said second <b>physical address</b> is used for a memory access if said <b>fast address translation</b> is not valid.		

## JOINT CHART TAB A – TRANSMETA PATENTS

## VI. THE '687 PATENT (GARG: MULTI-TYPE REGISTERS)

<b>'687 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. In a data processing system, which includes a <b>central processing unit</b> (CPU) which performs operations according to an instruction, the operations operating upon <b>integer data</b> , a data register system comprising:	<p><b>"central processing unit"</b> No construction necessary – plain and ordinary meaning. [Term 1]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '687 Abstract, 1:48-50, 1:53-57, 2:27-41, 3:47-4:28, 4:55-5:13, 18:37-42, and '687 File History, Paper 22, p. 2. <i>See also</i> cited prior art U.S. Patent No. 5,125,092 (Prenner) at 7:61-65.</p>	<p><b>"central processing unit"</b> means a processor in a reduced instruction set computer. [Term 1]</p> <p><b>Intrinsic Evidence:</b> '687 patent at Title; 1:48-50; 5:50-55.</p>
	<p><b>"integer data"</b> means numeric data which is used to represent a positive or negative whole number or zero. [Term 2]</p> <p><b>[Agreed-to term]</b></p>	
a first register set including a plurality of <b>first registers each for holding the integer data</b> ;	<p><b>"first registers each for holding the integer data"</b> means storage locations identifiable by instructions and capable of storing only integer data. [Term 3]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '687 Fig. 1, Fig. 3, 2:60-3:7, 3:58-64, 4:33-38, 4:55-65, 5:40-49, 5:65-6:8, 10:34-35, 18:37-42; '687 File History, Paper 10, p. 11, Paper 13, pp. 8-11.</p>	<p><b>"first registers each for holding the integer data"</b> means storage locations identifiable by instructions and capable of storing at least integer data. [Term 3]</p> <p><b>Intrinsic Evidence:</b> '687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 5; Fig. 6; Fig. 7; 3:59-63; 9:30-37; 15:53-54; '687 File History at Response and Amendment dated December 6, 1994, p. 10.</p>
a second register set including a plurality of <b>second registers each for holding the integer data and for holding floating point data</b> ,	<p><b>"floating point data"</b> means numeric data represented by a positive or negative sign, the digits in the number, and an exponent, specifying the magnitude of the number. [Term 4]</p> <p><b>[Agreed-to term]</b></p>	

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘687 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>“second registers each for holding the integer data and for holding floating point data”</b> means each second register can hold integer data and, alternatively, can hold floating point data. [Term 5]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Patent at Fig. 1, Fig. 2, 2:60-3:7, 3:55-64, 4:33-38, 4:61-65, 5:40-49, 7:28-43, 10:29-33, 11:15-21, 15:3-9, 18:37-42; ‘687 File History, Paper 10, p. 11, Paper 13, pp. 8-11.</p>	<p><b>“second registers each for holding the integer data and for holding floating point data”</b> means storage locations identifiable by instructions and capable of storing at least integer data and floating point data. [Term 5]  <b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 5; Fig. 6; Fig. 7; 3:59-63; 9:30-37; 15:53-54; ‘687 File History at Response and Amendment dated December 6, 1994, p. 10.</p>
wherein the <b>instruction includes a field specifying which of the first and second register sets is to be accessed</b> in response to the instruction;	<p><b>“a field”</b> means one or more bit locations in a computer instruction. [Term 6]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Patent at Fig. 7, 4:55-60, 5:31-33, 8:47-56, 8:54-56, 9:22-60, 10:14-19, 11:15-18, 14:51-54, 16:6-15, 18:37-42.</p> <p><b>“specifying which of the first and second register sets is to be accessed”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means that the field in the instruction indicates which register set is to be accessed. [Term 7]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Patent at 4:55-60, 9:22-60, 10:14-19, 11:15-18, 14:51-54, 16:6-15, 18:37-42.</p>	<p><b>“a field”</b> means a dedicated portion of an instruction having a defined meaning. [Term 6]  <b>Intrinsic Evidence:</b> ‘687 patent at Fig. 5; Fig. 6; Fig. 7; 4:58-59; 5:31-33; 9:30-37; 10:16-17; 10:45-48; 11:2-4.</p> <p><b>“instruction... specifying which of the first and second register sets is to be accessed”</b> means the instruction is modifiable so that it performs the operation utilizing either of the two register sets. [Term 7]  <b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 5; Fig. 6; Fig. 7; 2:55-3:7; 3:58-63; 4:57-59; 9:30-37; 10:45-48; 11:2-4; ‘687 File History at Response and Amendment dated December 6, 1994, p. 10.</p>
<b>means, responsive to the field, for</b>	<b>“means, responsive to the field, for</b>	<b>“means, responsive to the field, for</b>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘687 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
accessing the first register set or the second register set as specified by the field, including	<p>accessing the first register set or the second register set” [Term 8] No construction necessary – plain and ordinary meaning. This is not means plus function because the remainder of the claim provides adequate structure. If the Court decides that it is a means plus function term, the corresponding structure is set out in the “reading means” and “writing means” elements.</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Patent at Fig. 1, Fig. 2, Fig. 2A, Fig. 3, Fig. 3A, Fig. 5, Fig. 6, 4:55-60, 8:37-11:60, 14:51-54, 15:15-18, 15:19-34, 15:47-62, 16:6-15, 16:18-67, 17:16-32, 17:49-50, 18:37-42.</p>	accessing the first register set or the second register set as specified by the field” [Term 8] This term is subject to 35 U.S.C. § 112, ¶ 6. There is no structure disclosed in the specification corresponding to this term.
i) reading means for reading an operand value from either the first register set or second register set as specified by the field, and	<p>“reading means for reading an operand value from either the first register set or second register set as specified by the field” [Term 9] This is a means-plus-function limitation that should be construed according to 35 U.S.C. § 112, ¶ 6 as follows:</p> <p><u>Function:</u> The function performed by the claimed “reading means” is reading an operand value from either the first register set or second register set as specified by the field.</p> <p><u>Structure:</u> The disclosed structures that correspond to</p>	<p>“reading means for reading an operand value from either the first register set or second register set as specified by the field” [Term 9] This term is subject to 35 U.S.C. § 112, ¶ 6. The claimed function is “reading data in response to an instruction that is modifiable to perform an operation utilizing either of the two register sets for source data.” The corresponding structure includes at least the 12 multiplexers labeled S1, S2 in figures 2A and 3A. The multiplexers are controlled by instruction bits B1 (SOURCE 1) and B2 (SOURCE 2).</p> <p><b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 5; Fig. 6; Fig.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘687 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>the function of the claimed reading means is the multiplexing circuitry within the SMC units A and B (for SMC unit A, see those S1/S2 MUXs that participate in the selection between register sets; for SMC Unit B, see those S1/S2 MUXs that participate in the selection between register sets).</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Patent at Fig. 1, Fig. 2, Fig. 2A, Fig. 3, Fig. 3A, Fig. 5, Fig. 6, 4:55-60, 9:16-60, 10:23-48, 10:61-11:2, 11:54-59, 15:15-18, 15:32-34, 15:47-54, 16:1-2, 16:6-13, 16:31-35, 16:41-42, 16:52-67, 17:19-21, 17:39-41, 17:49-50.</p>	7; 4:57-60; 7:49-51; 10:61-66; 15:7-8; 16:22-24.
<p>ii) writing mean[s] for writing a result value to the first register set or the second register set as specified by the field.</p>	<p><b>“writing mean[s] for writing a result value to the first register set or the second register set as specified by the field”</b> [Term 10] This is a means-plus-function limitation that should be construed according to 35 U.S.C. §112, ¶ 6 as follows:</p> <p><u>Function:</u> The function performed by the claimed <b>“writing means”</b> is writing a result value to the first register set or the second register set as specified by the field, and which is capable of writing a result value to the first register set if the reading means reads an operand value from the second</p>	<p><b>“writing mean[s] for writing a result value to the first register set or the second register set as specified by the field”</b> [Term 10] This term is subject to 35 U.S.C. § 112, ¶ 6. The claimed function is “writing data in response to an instruction that is modifiable to perform an operation utilizing either of two register sets for destination data.” The corresponding structure includes at least the 4 multiplexers labeled 110- , 110- , 148- , and 148- in figures 2 and 3. The multiplexers are controlled by instruction bit BO (DEST.) of figure 7.</p> <p><b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 7; 4:57-60;</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘687 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>register set, and vice versa.</p> <p><u>Structure:</u> The disclosed structure in the patent specification that correspond to the function of the claimed “<b>writing means</b>” is multiplexing circuitry within the SMC units A and B (for SMC unit A, see MUX circuits 148; for SMC unit B, see MUX circuits 110).</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Fig. 1, Fig. 2, Fig. 2A, Fig. 3, Fig. 3A, Fig. 5, Fig. 6, 4:55-60, 8:47-9:60, 11:8-18, 11:53-59, 15:19-31, 15:55-57, 16:36-41, 17:16-19; ‘687 File History, Paper 22, p. 2.</p>	15:7-8; 15:24-30; 16:22-24.

## JOINT CHART TAB A – TRANSMETA PATENTS

## VII. THE '986 PATENT (GARG: MULTI-TYPE REGISTERS)

<b>'986 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. In a data processing system, which includes a <b>central processing unit</b> (CPU) that performs operations by executing instructions, a data register system comprising:	<b>"central processing unit"</b> No construction necessary – plain and ordinary meaning. See '687 claim 1, Term 1	<b>"central processing unit"</b> See '687 claim 1, Term 1.
a first register set including a plurality of <b>first registers each for holding integer data</b> ;	<b>"integer data"</b> See '687 claim 1, Term 2. [Agreed-to term]	
	<b>"first registers each for holding integer data"</b> has the same meaning as "first registers each for holding the integer data" in '687 claim 1, Term 3.	<b>"first registers each for holding integer data"</b> has the same meaning as "first registers each for holding the integer data" in '687 claim 1, Term 3.
a second register set including a plurality of <b>second registers each for holding integer data or floating point data</b> ,	<b>"floating point data"</b> has the same meaning as in '687 claim 1, Term 4. [Agreed-to term]	
	<b>"second registers each for holding integer data or floating point data"</b> has the same meaning as "each for holding the integer data and for holding floating point data" in '687 claim 1, Term 5.	<b>"second registers each for holding integer data or floating point data"</b> has the same meaning as "each for holding the integer data and for holding floating point data" in '687 claim 1, Term 5.
wherein a specific <b>instruction includes a field specifying which of said first and second register sets is to be accessed</b> in response to execution of said specific instruction; and	<b>"a field"</b> See '687 claim 1, Term 6.  <b>"specifying which of said first and second register sets is to be accessed"</b> No construction necessary – plain and ordinary meaning. If the Court decides that a construction is necessary, this term has	<b>"a field"</b> See '687 claim 1, Term 6.  <b>"instruction...specifying which of said first and second register sets is to be accessed"</b> See '687 claim 1, Term 7.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘986 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	the same meaning as in ‘687 claim 1, Term 7.	
<b>means, responsive to the field, for accessing said first register set or said second register set as specified by said field, including</b>	<b>“means, responsive to the field, for accessing said first register set or said second register set as specified by said field”</b> [Term 11] No construction necessary – plain and ordinary meaning. This is not means plus function because the remainder of the claim provides adequate structure. If the Court decides that it is a means plus function term, the corresponding structure is set out in the “reading means” and “writing means” elements.	<b>“means, responsive to the field, for accessing the first register set or the second register set as specified by the field”</b> [Term 11] This term is subject to 35 U.S.C. § 112, ¶ 6. There is no structure disclosed in the specification corresponding to this term.
<b>i) reading means for reading an operand value from either the first register set or second register set as specified by said field, and</b>	<b>“reading means for reading an operand value from either the first register set or second register set as specified by said field”</b> has the same meaning as the “reading means . . .” in ‘687 claim 1, Term 9.	<b>“reading means for reading an operand value from either the first register set or second register set as specified by said field”</b> has the same meaning as the “reading means...” in ‘687 claim 1, Term 9.
<b>ii) writing mean[s] for writing a result value to sa[i]d first register set or said second register set as specified by said field.</b>	<b>“writing mean[s] for writing a result value to sa[i]d first register set or said second register set as specified by said field”</b> has the same meaning as the “writing means . . .” in ‘687 claim 1, Term 10.	<b>“writing mean[s] for writing a result value to sa[i]d first register set or said second register set as specified by said field”</b> has the same meaning as the “writing means...” in ‘687 claim 1, Term 10.
11. The apparatus of claim 8,		
[8.] The apparatus of claim 6, further comprising		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘986 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
[6.] An apparatus, for use with a data processing system that performs read operations and write operations upon data values of a first data type and a first data width, wherein the first data type is floating point, and upon data values of a second data type and a second data width different from the first data width, the second data type is integer, the data processing system specifying a read address and data type for each read and a write address and data content for each write, the apparatus comprising:		
a register set including a plurality of individually addressable registers, each register being wide enough to hold a value of the first data type or the second data type;		
<b>read access means, responsive to the data processing system performing a given read operation of a specific data type, for accessing said register set to retrieve data from a given register</b> , which is individually addressed at a specified read address of said	<p><b>“read access means ... for accessing said register set to retrieve data from a given register”</b> [Term 12] This is a means-plus-function limitation that should be construed according to 35 U.S.C. §112, ¶ 6, as follows:</p> <p><u>Function:</u> The function performed by the claimed</p>	<p><b>“read access means, responsive to the data processing system performing a given read operation of a specific data type, for accessing said register set to retrieve data from a given register”</b> [Term 12] This term is subject to 35 U.S.C. §112, ¶ 6. The claimed function is “obtaining source data from a register set.” The corresponding structure includes at</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘986 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
given read operation,	<p><b>“read access means”</b> is accessing a register set to retrieve data from a given register.</p> <p><u>Structure:</u> The disclosed structures that correspond to the function of the claimed reading means is the multiplexing circuitry within the SMC units A and B (for SMC unit A, see MUXs 150; for SMC Unit B, see MUXs 112).</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Patent at Fig. 1, Fig. 2A, Fig. 3A, 15:31-34, 16:41-43.</p>	<p>least the 12 multiplexers labeled S1, S2 in figures 2A and 3A. The multiplexers are controlled by instruction bits B1 (SOURCE 1) and B2 (SOURCE 2).</p> <p><b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 5; Fig. 6; Fig. 7; 4:57-60; 7:49-51; 10:61-66.</p>
<p><b>write access means, responsive to the data processing system performing a given write operation, for accessing said register set to store into a given register,</b> which is individually addressed at the specified write address of said given write operation, data specified by said write operation; and</p>	<p><b>“write access means ... for accessing said register set to store into a given register”</b> [Term 13] This is a means-plus-function limitation that should be construed according to 35 U.S.C. §112, ¶ 6, as follows:</p> <p><u>Function:</u> The function performed by the claimed <b>“write access means”</b> is accessing a register set to store into a given register data specified by said write operation.</p> <p><u>Structure:</u> The disclosed structure in the patent specification that correspond to the function of the claimed <b>“writing means”</b></p>	<p><b>“write access means, responsive to the data processing system performing a given write operation, for accessing said register set to store into a given register... data specified by said write operation”</b> [Term 13] The claimed function is storing result data to the register set.” The corresponding structure includes at least the 4 multiplexers labeled 110- , 110- , 148- , and 148- in figures 2 and 3. The multiplexers are controlled by instruction bit (DEST.) of figure 7.</p> <p><b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 7; 11:8-15; 15:24-30.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘986 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>is multiplexing circuitry within the SMC units A and B (for SMC unit A, see MUX circuits 148; for SMC unit B, see MUX circuits 110).</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Patent at Fig. 1, Fig. 2, Fig. 3, 15:19-21, 16:35-38.</p>	
<p>wherein said read and write access means, respectively, retrieve and store data having the first data width responsive to the data processing system performing floating point operations, and data having the second data width responsive to the data processing system performing integer operations.</p>		
<p><i>[Claim 8 continued]</i></p> <p>processing means for executing instructions including <b>Boolean execution unit</b> to execute <b>Boolean combinational instructions each operating on one or more Boolean operands</b> to generate a <b>Boolean result</b>, each Boolean combinational instruction including one or more Boolean fields specifying a location of each operand and result,</p>	<p><b>“Boolean execution unit”</b> means circuitry that executes instructions that generate Boolean results. [Term 14]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Patent at Fig. 1, 4:66-5:13, 8:37-43, 9:41-60, 10:14-19, 11:63-14:60, 15:58-60, 17:21-24, 17:54-58.</p> <p><b>“Boolean combinational instructions each operating on one or more Boolean operands”</b> means instructions that perform</p>	<p><b>“Boolean execution unit”</b> means a functional unit that is only used in performing bitwise logical combinations of Boolean register contents according to Boolean functions. [Term 14]</p> <p><b>Intrinsic Evidence:</b> ‘687 patent at 5:3-8; 11:45-50.</p> <p><b>“Boolean combinational instructions each operating on one or more Boolean operands”</b> means instructions that perform</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘986 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>Boolean operations on one or more Boolean values. [Term 15]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Fig. 1, 9:16-21, 12:3-50.</p> <p><b>“Boolean result”</b> means one or more bits representing logical “true” or “false” values. [Term 16]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 14:1-50, 9:41-60, 15:58-60, 17:21-24.</p>	<p>Boolean operations on the results of previous Boolean operations. [Term 15]  <b>Intrinsic Evidence:</b> ‘687 patent at Abstract; 4:66-5:5; 5:5-13; 11:45-50.</p> <p><b>“Boolean result”</b> - means a single bit true/false indication from a Boolean function. [Term 16]  <b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2A; Fig. 3A; Fig. 4, Fig. 5; Fig. 6; 8:25-27; 8:31-33; 12:11-27.</p>
an integer execution unit to execute integer instructions each operating on one or more integer operands to generate an integer result, each integer instruction including one or more integer fields specifying a location of each operand and result, and		
a floating point execution unit to execute floating point instructions each operating on one or more floating point operands to generate a floating point result, each floating point instruction including one or more floating point fields specifying a location of each operand and result.		
[Claim 11 continued] wherein said Boolean execution unit comprises: numerical execution means for executing numerical comparison instructions to compare two multi-bit		

*JOINT CHART TAB A – TRANSMETA PATENTS*

<b>‘986 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
numerical operands and to accordingly produce a single-bit Boolean value result.		



## JOINT CHART TAB A – TRANSMETA PATENTS

## VIII. THE ‘449 PATENT (GARG: MULTI-TYPE REGISTERS)

<b>‘449 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. A <b>processor</b> , comprising:	<b>“processor”</b> No construction necessary – plain and ordinary meaning. [Term 17]	<b>“processor”</b> has the same meaning as “central processing unit” in ‘687 claim 1. [Term 17]
an <b>execution unit</b> that performs at least one operation according to an instruction;	<b>“execution unit”</b> means circuitry in the processor that performs the operations required by the instructions. [Term 18] <b>[Agreed-to term]</b>	
a first register set including a plurality of <b>first registers each for holding integer data</b> ; and	<b>“integer data”</b> See ‘687 claim 1, Term. 2. <b>[Agreed-to term]</b>	
	<b>“first registers each for holding integer data”</b> has the same meaning as “first registers each for holding the integer data” in ‘687 claim 1, Term 3.	<b>“first registers each for holding integer data”</b> has the same meaning as in ‘687 claim 1, Term 3.
a second register set including a plurality of <b>second registers each for holding said integer data and for holding floating point data</b> ,	<b>“floating point data”</b> See ‘687 claim 1, Term 4. <b>[Agreed-to term]</b>	
	<b>“second registers each for holding said integer data and for holding floating point data”</b> has the same meaning as “each for holding the integer data and for holding floating point data” in ‘687 claim 1, Term 5.	<b>“second registers each for holding said integer data and for holding floating point data”</b> has the same meaning as “each for holding the integer data and for holding floating point data” in ‘687 claim 1, Term 5.
wherein said <b>instruction specifies which of said first and second register sets is to be accessed</b> , and wherein <b>said execution unit accesses said first register set or said second register set as specified by said instruction, reads an operand value</b>	<b>“specifies which of said first and second register sets is to be accessed”</b> No construction necessary – plain and ordinary meaning. If the Court finds that a construction is necessary, this term has the same meaning as “specifying which of the	<b>“instruction specifies which of said first and second register sets is to be accessed”</b> has the same meaning as “specifying which of the first and second register sets is to be accessed” in ‘687 claim 1, Term 7.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘449 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>from either said first register [or] second register set as specified by said instruction, and writes a result value to said first register set or said second register set as specified by said instruction.</b>	<p>first and second register sets is to be accessed” in ‘687 claim 1, Term 7.</p> <p><b>“execution unit accesses said first register set or said second register set as specified by said instruction”</b> No construction necessary – plain and ordinary meaning. If the Court finds that a construction is necessary, this term means that the execution unit accesses the register set specified by the instruction. [Term 19]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Fig. 1, Fig. 2A, Fig. 3A, Fig. 5, Fig. 6, 8:37-11:60, 15:3-9, 15:15-18, 15:19-34, 15:47-62, 16:6-15, 16:18-67, 17:16-32, 17:49-50.</p>	<p><b>“execution unit accesses said first register set or said second register set as specified by said instruction”</b> means the execution unit accesses a register set in response to an instruction that is modifiable to perform an operation utilizing either of the two register sets. [Term 19]  <b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 5; Fig. 6; Fig. 7; 7:49-51; 10:61-66.</p>
	<p><b>“execution unit . . . reads an operand value from either said first register [or] second register set as specified by said instruction”</b> means the execution unit reads an operand value from either said first register set or said second register set as specified by the instruction. [Term 20]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Fig. 1, Fig. 2A, Fig. 3A, Fig. 5, Fig. 6, 9:16-60, 10:23-48, 10:61-11:2, 11:54-59, 15:15-18, 15:32-34, 15:47-54, 16:1-2, 16:6-13, 16:31-35, 16:41-42, 16:52-67, 17:19-21, 17:39-41, 17:49-50.</p>	
	<p><b>“execution unit . . . writes a result value</b></p>	

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘449 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><b>to said first register set or said second register set as specified by said instruction”</b> means the execution unit can write to the first register set if it reads from the second register set as specified by the instruction, and vice versa. [Term 21]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘687 Fig. 1, Fig. 2, Fig. 3, Fig. 5, Fig. 6, 8:47-9:60, 11:8-18, 11:53-59, 15:19-31, 15:55-57, 16:36-41, 17:16-19.</p>	<p><b>to said first register set or said second register set as specified by said instruction”</b> means the execution unit writes data in response to an instruction that is modifiable to perform an operation utilizing either of the two register sets for result data. [Term 21]</p> <p><b>Intrinsic Evidence:</b> ‘687 patent at Fig. 2; Fig. 2A; Fig. 3; Fig. 3A; Fig. 7; 11:8-15.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

## IX. THE '624 PATENT (GARG: REGISTER RENAMING)

'624 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions
1. A system for <b>register renaming</b> in a <b>computer system</b> capable of out-of-order instruction execution, comprising:	<p><b>"register renaming"</b> means naming multiple physical registers for the same architectural register in order to reduce or eliminate storage conflicts. [Term 1]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '624 Abstract, Fig. 1, Fig. 5, Fig. 7, 1:29-33, 1:35-44 and Johnson at p. 23, 1:51-2:18, 3:14-30, 3:52-63, 4:13-47, 5:38-44, 6:4-5, 6:19-35, 6:55-7:3, 8:11-19, 8:20-29, 17:59-60, 17:65-18:4; '499 File History, Paper 17 at pp. 10-11. <i>See also</i> cited prior art U.S. Patent No. 4,992,938 (Cocke) at 4:41-44.</p> <p><b>"computer system"</b> No construction necessary – plain and ordinary meaning. [Term 2]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '624 Abstract, 1:35-44, and Johnson at p. 9, 2:64-3:1, 7:55-8:10, 17:65-18:4. '499 Patent Claims; '499 File History, Paper 22 at p. 3. <i>See also</i>, cited prior art U.S. Patent No. 5,067,069 at 2:34-41 and Peleg et al., "Future Trends in Microprocessors: Out-Of-Order Execution, Speculative Branching and Their CISC Performance Potential" Mar. 1991 at p. 263.</p>	<p><b>"register renaming"</b> means removing storage conflicts without actually renaming register addresses in the instruction. [Term 1]  <b>Intrinsic Evidence:</b> '624 patent at Abstract; 3:14-26; 6:25-27; 6:65-7:3; 7:4-16; Fig. 1.</p> <p><b>"computer system"</b> means a reduced instruction set computer. [Term 2]  <b>Intrinsic Evidence:</b> '624 patent at Title; Abstract; 1:29-33; 2:64-3:1; 6:19-21; U.S. Patent No. 5,539,911 (incorporated by reference) at 1:63-3:52; 3:56-60.</p>
a temporary buffer comprising a plurality of storage locations for storing execution results, wherein an execution result for an instruction is stored at one of said plurality	<p><b>"instruction window"</b> means a group of the instructions resulting from decoding that have not been retired. [Term 3]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '624 Fig. 1,</p>	<p><b>"instruction window"</b> means the group of instructions for which the computer system determines dependencies at the same time, wherein the number of instructions is equal</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
of storage locations, said <b>one of a plurality of storage locations being determined by a location of said instruction in an instruction window</b> ;	<p>3:2-6, 5:10-24, 5:38-42, 5:63-67, 6:4-15, 6:27-30, 7:63-8:10, 8:29-46, 8:52-9:7, 9:52-56, 17:65-18:4.</p> <p><b>“one of a plurality of storage locations being determined by a location of said instruction in an instruction window”</b> means storage locations are assigned based on the program order of instructions in the instruction window. [Term 4]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘624 6:18-35, 6:49-7:3, 7:63-8:10, 8:52-9:7, 13:13-22, 17:65-18:4; ‘499 File History, Application, Paper 9 at pp. 2-3, Paper 17 at pp. 2-4, 7-12.</p>	<p>in size to the number of storage locations in the temporary buffer. [Term 3]  <b>Intrinsic Evidence:</b> ‘624 patent at 3:2-6; 6:27-40; 6:49-54; 7:63-8:10; 8:15-19; 8:31-38; 8:42-44; 8:50-62; 9:3-7; 9:37-39; 9:43-45; 9:49-55; 11:15-17; 13:15-19; Fig. 1; ‘499 File History at Response dated October 14, 1993, p. 5; Response dated September 30, 1994, p. 9; U.S. Patent No. 5,539,911 (incorporated by reference) at 50:12-23.</p> <p><b>“one of a plurality of storage locations being determined by a location of said instruction in an instruction window”</b> means each instruction in the instruction window maps to a specific, predetermined location in the temporary buffer based on that instruction’s position in the instruction window. [Term 4]  <b>Intrinsic Evidence:</b> ‘624 patent at 4:24-34; 4:40-45; 6:49-54; 8:52-56; 9:3-7; 9:19-23; 13:6-7; 13:15-19; 13:58; ‘499 File History at Office Action dated July 6, 1993, pp. 4-5; Response dated October 14, 1993, pp. 5-6; Office Action dated November 19, 1993, pp. 6-7; Response dated September 30, 1994, pp. 7-12; Reasons for Allowance dated September 6, 1995, pp. 3-4; ‘624 File History at Office Action dated May 9, 1996, pp. 2-3; ‘526</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		File History at Office Action dated December 2, 1998, pp. 2-3; ‘433 File History at Office Action dated March 29, 2000, pp. 2-3; Reply under Rule 116 dated December 27, 2000, pp. 4-6; U.S. Patent No. 5,539,911 (incorporated by reference) at 36:50-55; M. Johnson, “Superscalar Microprocessor Design” (cited reference), pp. 48-50, 92-94.
tag assignment logic for receiving <b>data dependency results</b> from a <b>data dependency checker</b> and for outputting a tag in place of a register address for an operand of a first instruction if said first instruction is dependent on a previous one of said plurality of instructions in said <b>instruction window</b> for said operand, wherein said tag represents an address of said operand in one of said plurality of storage locations.	“ <b>data dependency results</b> ” means the outputs of the “data dependency checker.” [Term 5] <b>[Agreed-to term]</b>	
	“ <b>data dependency checker</b> ” means logic that checks whether the input of an instruction is an output of a previous instruction in the instruction window. [Term 6] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘624 Fig. 2, Fig. 3, Fig. 5, Fig. 6A, Fig. 6B, 6:19-45, 6:49-54, 8:29-45, 9:38-40, 9:47-10:37, 11:15-12:60, 17:65-18:4; ‘449 File History, Paper 17 at pp. 2-4, 10-12.	“ <b>data dependency checker</b> ” means logic that compares the addresses of the inputs of each instruction in the instruction window to the address of the output of each previous instruction in the instruction window. [Term 6] <b>Intrinsic Evidence:</b> ‘624 patent at 3:2-6; 6:36-40; 6:44-45; 8:15-19; 8:31-38; 8:42-44; 9:37-39; 9:43-45; 9:49-55; 11:15-17; Fig. 1; Fig. 5; ‘449 File History at Response dated September 30, 1994, p. 9.
2. The register renaming system of claim 1, further comprising <b>means for transferring the execution results</b> in said plurality of storage locations in said temporary buffer to register file locations in-order based on the order of instructions	“ <b>means for transferring the execution results</b> ” is a means-plus-function limitation that must be construed according to 35 U.S.C. §112, ¶ 6. [Term 7] <u>Function:</u> The function performed by the claimed	“ <b>means for transferring the execution results</b> ” [Term 7] This term is subject to 35 U.S.C. §112, ¶ 6. The claimed function is “transferring the execution results in said plurality of storage locations in said temporary buffer to register file locations

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
in said <b>instruction window</b> .	<p><b>“means for transferring”</b> is transferring the execution results in said plurality of storage locations in said temporary buffer to register file locations in-order based on the order of instructions in said instruction window.</p> <p><u>Structure:</u> The disclosed structure that corresponds to the function of the claimed <b>“means for transferring”</b> is the termination logic described in col. 8, ln. 52-col. 9, ln. 7 that is used for retiring instructions.</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘624 Fig. 1, 6:27-30, 8:52-9:7, 17:65-18:4.</p> <p><b>“instruction window”</b> See claim 1, Term 3.</p>	<p>in order.” The ‘624 patent discloses that the “movement of results from temporary buffers 116 to register file 117 is called ‘retirement’ and is controlled by termination logic, as should become evident to those skilled in the art.” Intel intends to argue that this is not a sufficient recitation of structure pursuant to 35 U.S.C. ¶ 112, ¶ 2 during the summary judgment phase of the case.</p> <p><b>Intrinsic Evidence:</b> ‘624 patent at 8:52-9:3.</p> <p><b>“instruction window”</b> See claim 1, Term 3.</p>
3. The register renaming system of claim 2, wherein said <b>means for transferring</b> transfers a group of execution results from said temporary buffer to said register file simultaneously.	<b>“means for transferring”</b> See claim 2, Term 7.	<b>“means for transferring”</b> See claim 2, Term 7.
4. The register renaming system of claim 3, wherein said <b>means for transferring</b> transfers an execution result for an instruction from said temporary buffer to said register file when all execution results for all prior instructions are retireable.	<b>“means for transferring”</b> See claim 2, Term 7.	<b>“means for transferring”</b> See claim 2, Term 7.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
6. The register renaming system of claim 1, further comprising <b>means for passing said tags to read address ports of said temporary buffer</b> for accessing said instruction execution results.	<p><b>“means for passing said tags to read address ports of said temporary buffer”</b> is a means-plus-function limitation that must be construed according to 35 U.S.C. §112, ¶ 6. [Term 8]</p> <p><u>Function:</u> The function performed by the claimed <b>“means for passing”</b> is passing said tags to read address ports of said temporary buffer for accessing said instruction execution results.</p> <p><u>Structure:</u> The disclosed structure that corresponds to the function of the claimed <b>“means for passing”</b> is a bus. For example bus 128 shown in Figure 1.</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘624 Fig. 1, Fig. 4, 17:42-44, 17:56-58, 17:65-18:4.</p>	<p><b>“means for passing said tags to read address ports of said temporary buffer”</b> [Term 8] This term is subject to 35 U.S.C. § 112, ¶ 6. The claimed function is “passing said tags to read address ports of said temporary buffer for accessing said instruction execution results.” The corresponding structure includes at least the Register File Port MUXes (RPM) 124 described at 17:45-58 and in Figure 4 of the ‘624 patent.</p> <p><b>Intrinsic Evidence:</b> ‘624 patent at Abstract; 7:5-11; 9:40-42; 17:37-58; Fig. 1; Fig. 4.</p>
7. A <b>computer system</b> , comprising:	<b>“computer system”</b> No construction necessary – plain and ordinary meaning.	<b>“computer system”</b> See claim 1, Term 2.
a memory unit for storing program instructions;		
a bus coupled to said memory unit for retrieving said program instructions; and		
a processor coupled to said bus, wherein said processor comprises a <b>register renaming</b> system, comprising:	<b>“register renaming”</b> See claim 1, Term 1.	<b>“register renaming”</b> See claim 1, Term 1.
a temporary buffer comprising a plurality of storage locations for storing execution results, wherein an execution result for an	<b>“instruction window”</b> See claim 1, Term 3.	<b>“instruction window”</b> See claim 1, Term 3.



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
instruction is stored at one of said plurality of storage locations, said <b>one of a plurality of storage locations being determined by a location of said instruction in an instruction window</b> ;	<b>“one of a plurality of storage locations being determined by a location of said instruction in an instruction window”</b> See claim 1, Term 4.	<b>“one of a plurality of storage locations being determined by a location of said instruction in an instruction window”</b> See claim 1, Term 4.
<b>tag assignment means for receiving data dependency results from a data dependency checker and for outputting a tag in place of a register address for an operand of a first instruction</b> if said first instruction is dependent on a previous one of said plurality of instructions in said <b>instruction window</b> for said operand, wherein said tag represents an address of said operand in one of said plurality of storage locations.	<b>“data dependency results”</b> See claim 1, Term 5. [Agreed-to term]	
	<b>“data dependency checker”</b> See claim 1, Term 6.  <b>“tag assignment means for receiving . . .”</b> means tag assignment logic for receiving data dependency results from a data dependency checker and for outputting a tag in place of a register address for an operand of a first instruction if said first instruction is dependent on a previous one of said plurality of instructions in said instruction window for said operand. [Term 9] <b>“tag assignment means”</b> is not subject to 35 U.S.C. § 112, ¶ 6 because it recites sufficient structure. If the court finds that <b>“tag assignment means for receiving . . .”</b> is a means-plus-function limitation, it must be construed according to 35 U.S.C. § 112, ¶ 6, as follows: <u>Function:</u> The function performed by the claimed <b>“tag assignment means”</b> is receiving data	<b>“data dependency checker”</b> See claim 1, Term 6.  <b>“tag assignment means for receiving data dependency results. . . and outputting a tag...”</b> This term is subject to 35 U.S.C. § 112, ¶ 6. The claimed function is “receiving data dependency results from a data dependency checker” and “outputting a tag in place of a register address for an operand of a first instruction if said first instruction is dependent on a previous one of said plurality of instructions in said instruction window for said operand.” The corresponding structure includes at least the Tag Assign Logic (TAL) 122 described at 14:55-15:33 and Figures 3 and 9 of the ‘624 patent. [Term 9] <b>Intrinsic Evidence:</b> ‘624 patent at Abstract; 6:46; 6:58-62; 14:14-16; 14:55-15:33; Fig. 1; Fig. 3; Fig. 6.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>dependency results from a data dependency checker and for outputting a tag in place of a register address for an operand of a first instruction if said first instruction is dependent on a previous one of said plurality of instructions in said instruction window.</p> <p><u>Structure:</u> The disclosed structure that corresponds to the function of the claimed “tag assignment means” comprises instances of priority encoder 902 and mux 910 as shown in Figure 9.</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘624 Fig. 3, Fig. 9, 6:32-35, 6:46, 6:65-7:3, 9:35-43, 13:6-10, 14:55-15:33, 15:59-60, 17:65-18:4; ‘499 File History, Paper 17 at pp.7-11.</p>	
8. The computer system of claim 7, wherein said processor further comprises <b>means for transferring the execution results</b> in said plurality of storage locations in said temporary buffer to register file locations in-order based on the order of instructions in said <b>instruction window</b> .	<p><b>“means for transferring the execution results”</b> See claim 2, Term 7.</p> <p><b>“instruction window”</b> See claim 1, Term 3.</p>	<p><b>“means for transferring the execution results”</b> See claim 2, Term 7.</p> <p><b>“instruction window”</b> See claim 1, Term 3.</p>
9. The computer system of claim 8, wherein said <b>means for transferring</b> transfers a group of execution results from	<b>“means for transferring”</b> See claim 2, Term 7.	<b>“means for transferring”</b> See claim 2, Term 7.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
said temporary buffer to said register file simultaneously.		
10. The computer system of claim 9, wherein said <b>means for transferring</b> transfers an execution result for an instruction from said temporary buffer to said register file when all execution results for all prior instructions are retireable.	<b>“means for transferring”</b> See claim 2, Term 7.	<b>“means for transferring”</b> See claim 2, Term 7.
12. The computer system of claim 7, wherein said processor further comprises <b>means for passing said tags to read address ports of said temporary buffer</b> for accessing said execution results.	<b>“means for passing said tags to read address ports of said temporary buffer”</b> See claim 6, Term 8.	<b>“means for passing said tags to read address ports of said temporary buffer”</b> See claim 6, Term 8.
13. A <b>register renaming</b> method, comprising the steps of:	<b>“register renaming”</b> See claim 1, Term 1.	<b>“register renaming”</b> See claim 1, Term 1.
(1) storing, in a temporary buffer, out-of-order execution results in <b>storage locations determined by the location of an instruction in an instruction window</b> ;	<b>“instruction window”</b> See claim 1, Term 3.  <b>“storage locations determined by the location of an instruction in an instruction window”</b> means storage locations are assigned based on the program order of instructions in the instruction window. [Term 10] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘624 6:19-35, 6:49-7:3, 7:63-8:10, 8:52-9:7, 13:13-	<b>“instruction window”</b> See claim 1, Term 3.  <b>“storage locations determined by the location of an instruction in an instruction window”</b> means each instruction in the instruction window maps to a specific, predetermined location in the temporary buffer based on that instruction’s position in the instruction window. [Term 10]

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	22, 17:65-18:4; ‘499 File History, Application, Paper 9 at pp. 2-3, Paper 17 at pp. 2-4, 7-12.	<b>Intrinsic Evidence:</b> ‘624 patent at 4:24-34; 4:40-45; 6:49-54; 8:52-56; 9:3-7; 9:19-23; 13:6-7; 13:15-19; 13:58; ‘499 File History at Office Action dated July 6, 1993, pp. 4-5; Response dated October 14, 1993, pp. 5-6; Office Action dated November 19, 1993, pp. 6-7; Response dated September 30, 1994, pp. 7-12; Reasons for Allowance dated September 6, 1995, pp. 3-4; ‘624 File History at Office Action dated May 9, 1996, pp. 2-3; ‘526 File History at Office Action dated December 2, 1998, pp. 2-3; ‘433 File History at Office Action dated March 29, 2000, pp. 2-3; Reply under Rule 116 dated December 27, 2000, pp. 4-6; U.S. Patent No. 5,539,911 (incorporated by reference) at 36:50-55; M. Johnson, “Superscalar Microprocessor Design” (cited reference), pp. 48-50, 92-94.
(2) generating at least one tag to specify an address in said temporary buffer at which said out-of-order execution results are temporarily stored; and		
(3) outputting a tag in place of a register address for an operand of a first instruction if a <b>data dependency result</b> indicates that said first instruction is dependent on a previous instruction in said <b>instruction window</b> , wherein said tag comprises an address of said operand in said temporary	<b>“data dependency results”</b> See ‘624 claim 1, Term 5. <b>[Agreed-to term]</b>	

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘624 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
buffer.		
14. The <b>register renaming</b> method of claim 13, further comprising the step of transferring said out-of-order execution results in said temporary buffer to a register file in-order based on the order of instructions in said <b>instruction window</b> .	<p><b>“register renaming”</b> See claim 1, Term 1.</p> <p><b>“instruction window”</b> See claim 1, Term 3.</p>	<p><b>“register renaming”</b> See claim 1, Term 1.</p> <p><b>“instruction window”</b> See claim 1, Term 3.</p>
15. The <b>register renaming</b> method of claim 14, further comprising the step of transferring a group of execution results from said temporary buffer to said register file simultaneously.	<b>“register renaming”</b> See claim 1, Term 1.	<b>“register renaming”</b> See claim 1, Term 1.
16. The <b>register renaming</b> method of claim 15, further comprising the step of transferring an out-of-order execution result from said temporary buffer to said register file when all execution results for all prior instructions are retireable.	<b>“register renaming”</b> See claim 1, Term 1.	<b>“register renaming”</b> See claim 1, Term 1.
19. The <b>register renaming</b> method of claim 13, further comprising the step of passing said tags to read address ports of said temporary buffer for accessing said out-of-order execution results.	<b>“register renaming”</b> See claim 1, Term 1.	<b>“register renaming”</b> See claim 1, Term 1.

## JOINT CHART TAB A – TRANSMETA PATENTS

**X. THE ‘526 PATENT (GARG: REGISTER RENAMING)**

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. In a <b>computer system</b> having a register file comprising a plurality of registers and a plurality of index-addressable temporary storage locations, a method for executing instructions having a prescribed program order, comprising the steps of:	<p><b>“computer system”</b> No construction necessary – plain and ordinary meaning. See ‘624 claim 1, Term 2.</p> <p>Transmeta disagrees that the steps of this claim must be performed in the recited order.</p> <p><b>Intrinsic Evidence:</b> ‘526 patent, Abstract; 1:42-47; 5:65-6:1, 6:11-7:9; 8:3-11; 8:61-65; 9:10-16; 16:60-61; 16:66-17:5; Fig. 1; ‘499 File History, Paper 1, p. 30-32; Paper 22, p. 3-4; ‘624 File History, Paper 2, p. 4-5, Paper 16; ‘526 File History, Paper 1, p. 31-32; Paper 4, p. 10; Paper 5, p. 2-3; Paper 7, p. 2-3; Paper 9.</p>	<p><b>“computer system”</b> See ‘624 claim 1, Term 2.</p> <p>The steps of this claim must be performed in the recited order.</p> <p><b>Intrinsic Evidence:</b> See Intrinsic Evidence cited in support of Terms 6, 11, 12 and 15.</p>
(1) storing a plurality of instructions in an <b>instruction buffer</b> , wherein each instruction has an input and an output;	<p><b>“instruction buffer”</b> means memory locations for storing a group of the instructions resulting from decoding that have not been retired. [Term 11]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘624 Fig. 1, 3:2-6, 5:10-24, 5:38-42, 5:63-67, 6:4-15, 6:27-30, 7:63-8:10, 8:29-46, 8:52-9:7, 9:52-56, 17:65-18:4.</p>	<p><b>“instruction buffer”</b> means the buffer in which the group of instructions for which the computer system determines dependencies at the same time is stored, wherein the number of instructions capable of being stored is equal in size to the number of temporary storage locations. [Term 11]</p> <p><b>Intrinsic Evidence:</b> ‘624 patent at 3:2-6; 6:27-40; 6:49-54; 7:63-8:10; 8:15-19; 8:31-38; 8:42-44; 8:50-62; 9:3-7; 9:37-39; 9:43-45; 9:49-55; 11:15-17; 13:15-19; Fig. 1; ‘499 File History at Response dated</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		October 14, 1993, p. 5; Response dated September 30, 1994, p. 9; U.S. Patent No. 5,539,911 (incorporated by reference) at 50:12-23.
(2) <b>assigning a unique one of the plurality of index-addressable temporary storage locations to each one of said plurality of instructions in said instruction buffer</b> , wherein an output corresponding to a given one of said plurality of instructions is stored in said index-addressable temporary storage location assigned to said given one of said plurality of instructions;	<p><b>“assigning a unique one of the plurality of index-addressable temporary storage locations to each one of said plurality of instructions in said instruction buffer”</b> means a plurality of instructions in the instruction buffer are each assigned a single index-addressable temporary storage location. [Term 12]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘624 6:18-35, 6:49-7:3, 7:63-8:10, 8:52-9:7, 13:13-22, 17:65-18:4; ‘499 File History, Application, Paper 9 at 2-3, Paper 17 at pp. 2-4, 7-12.</p>	<p><b>“assigning a unique one of the plurality of index-addressable temporary storage locations to each one of said plurality of instructions in said instruction buffer”</b> means each instruction in the instruction buffer maps to a specific, predetermined temporary storage location based on that instruction’s position in the instruction buffer. [Term 12]</p> <p><b>Intrinsic Evidence:</b> ‘624 patent at 4:24-34; 4:40-45; 6:49-54; 8:52-56; 9:3-7; 9:19-23; 13:6-7; 13:15-19; 13:58; ‘499 File History at Office Action dated July 6, 1993, pp. 4-5; Response dated October 14, 1993, pp. 5-6; Office Action dated November 19, 1993, pp. 6-7; Response dated September 30, 1994, pp. 7-12; Reasons for Allowance dated September 6, 1995, pp. 3-4; ‘624 File History at Office Action dated May 9, 1996, pp. 2-3; ‘526 File History at Office Action dated December 2, 1998, pp. 2-3; ‘433 File History at Office Action dated March 29, 2000, pp. 2-3; Reply under Rule 116 dated December 27, 2000, pp. 4-6; U.S. Patent No. 5,539,911 (incorporated by reference) at 36:50-55; M. Johnson, “Superscalar</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		Microprocessor Design” (cited reference), pp. 48-50, 92-94.
(3) determining whether one of said plurality of instructions in said <b>instruction buffer</b> is a dependent instruction, wherein said dependent instruction has an input that is an output of a previous instruction, wherein said previous instruction is an instruction in said <b>instruction buffer</b> that precedes said dependent instruction in the prescribed program order; and		
(4) <b>associating said index-addressable temporary storage location assigned to said previous instruction with said input.</b>	<p>“associating said index-addressable temporary storage location assigned to said previous instruction with said <b>input</b>” No construction necessary – plain and ordinary meaning. If the Court finds that a construction is necessary, this term means that the input is associated with the index-addressable storage location assigned to the dependent instruction. [Term 13]</p> <p><b>Intrinsic Evidence:</b> ‘624 6:55-7:3, 8:11-19, 8:29-45, 13:6-10, 13:13-14:19, 14:55-15:33, 17:42-44, 17:65-18:4; ‘499 File History, Paper 17 at pp.7-11.</p>	<p>“associating said index-addressable temporary storage location assigned to said previous instruction with said <b>input</b>” means associating the input from the dependent instruction with the temporary storage location assigned to the previous instruction without actually renaming the register address of the input in the dependent instruction. [Term 13]</p> <p><b>Intrinsic Evidence:</b> ‘624 patent at Abstract; 3:14-26; 6:25-27; 6:65-7:3; 7:4-16; Fig. 1.</p>
2. The method of claim 1, further comprising the steps of:	Transmeta disagrees that the steps of this claim must be performed in the recited order. See ‘526 claim 1.	<p>The steps of this claim must be performed in the recited order.</p> <p><b>Intrinsic Evidence:</b> See Intrinsic Evidence cited in support of Terms 6, 11, 12 and 15.</p>



## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
(5) executing said dependent instruction only after said previous instruction produces an output;		
(6) storing said output in said index-addressable temporary storage location assigned to said previous instruction; and		
(7) performing an operation corresponding to said dependent instruction using said output stored in said index-addressable temporary storage location assigned to said previous instruction as said input.		
3. The method of claim 1, further comprising the step of associating a done signal with said input, wherein said done signal indicates a status of said previous instruction.		
4. The method of claim 1, further comprising the step of storing said output in an appropriate register when said previous instruction is retired.		
5. A superscalar <b>processor</b> for executing instructions having a prescribed program order, comprising:	<b>“processor”</b> No construction necessary – plain and ordinary meaning. [Term 14]	<b>“processor”</b> means a processor in a reduced instruction set computer. [Term 14] <b>Intrinsic Evidence:</b> ‘624 patent at Title; Abstract; 1:29-33; 2:64-3:1; 6:19-21; U.S. Patent No. 5,539,911 (incorporated by reference) at 1:63-3:52; 3:56-60.
an <b>instruction buffer</b> for storing a	<b>“instruction buffer”</b> See claim 1, Term	<b>“instruction buffer”</b> See claim 1, Term

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<p>plurality of instructions;</p> <p>an index-addressable temporary buffer comprising a plurality of temporary storage locations, wherein <b>each one of said plurality of instructions is assigned to a unique one of said plurality of temporary storage locations</b>, wherein an output corresponding to a given one of said plurality of instructions is stored in said temporary storage location assigned to said given one of said plurality of instructions;</p>	<p>11.</p> <p><b>“each one of said plurality of instructions is assigned to a unique one of said plurality of temporary storage locations”</b> means a plurality of instructions in the instruction buffer are each assigned a single index-addressable temporary storage location. [Term 15]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘624 6:18-35, 6:49-7:3, 7:63-8:10, 8:52-9:7, 13:13-22, 17:65-18:4; ‘499 File History, Application, Paper 9 at 2-3, Paper 17 at pp. 2-4, 7-12.</p>	<p>11.</p> <p><b>“each one of said plurality of instructions is assigned to a unique one of said plurality of temporary storage locations”</b> means each instruction in the instruction buffer maps to a specific, predetermined temporary storage location based on that instruction’s position in the instruction buffer. [Term 15]  <b>Intrinsic Evidence:</b> ‘624 patent at 4:24-34; 4:40-45; 6:49-54; 8:52-56; 9:3-7; 9:19-23; 13:6-7; 13:15-19; 13:58; ‘499 File History at Office Action dated July 6, 1993, pp. 4-5; Response dated October 14, 1993, pp. 5-6; Office Action dated November 19, 1993, pp. 6-7; Response dated September 30, 1994, pp. 7-12; Reasons for Allowance dated September 6, 1995, pp. 3-4; ‘624 File History at Office Action dated May 9, 1996, pp. 2-3; ‘526 File History at Office Action dated December 2, 1998, pp. 2-3; ‘433 File History at Office Action dated March 29, 2000, pp. 2-3; Reply under Rule 116 dated December 27, 2000, pp. 4-6; U.S. Patent No. 5,539,911 (incorporated by reference) at 36:50-55; M. Johnson, “Superscalar Microprocessor Design” (cited reference), pp. 48-50, 92-94.</p>
<p>a <b>data dependency checker</b> to locate a dependent instruction stored in said</p>	<p><b>“data dependency checker”</b> See ‘624 claim 1, Term 6.</p>	<p><b>“data dependency checker”</b> See ‘624 claim 1, Term 6.</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>instruction buffer</b> , wherein said dependent instruction has an input that is dependent on a previous instruction, wherein said previous instruction is an instruction in said <b>instruction buffer</b> that precedes said dependent instruction in the prescribed program order; and		
a circuit that receives from said <b>data dependency checker</b> dependency data corresponding to said dependent instruction and uses said dependency data <b>to associate said temporary storage location assigned to said previous instruction with said input.</b>	<b>“to associate said temporary storage location assigned to said previous instruction with said input”</b> No construction necessary – plain and ordinary meaning. If the Court finds that a construction is necessary, this term means that the input is associated with the index-addressable storage location assigned to the dependent instruction. [Term 16] <b>Intrinsic Evidence:</b> ‘624 6:55-7:3, 8:11-19, 8:29-45, 13:6-10, 13:13-14:19, 14:55-15:33, 17:42-44, 17:65-18:4; ‘499 File History, Paper 17 at pp.7-11.	<b>“to associate said temporary storage location assigned to said previous instruction with said input”</b> means to associate the input from the dependent instruction with the temporary storage location assigned to the previous instruction without actually renaming the register address of the input in the dependent instruction. [Term 16] <b>Intrinsic Evidence:</b> ‘624 patent at Abstract; 3:14-26; 6:25-27; 6:65-7:3; 7:4-16; Fig. 1
6. The superscalar processor of claim 5, wherein said circuit associates said temporary storage location assigned to said previous instruction with said input by outputting a reference corresponding to said temporary storage location assigned to said previous instruction.		
7. The superscalar processor of claim 6, wherein said reference comprises an		

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
address.		
13. The superscalar processor of claim 5, wherein said <b>instruction buffer</b> is capable of storing at most X number of instructions, and said temporary buffer includes at least X number of temporary storage locations, wherein X is a positive integer.	<b>“instruction buffer”</b> See claim 1, Term 11.	<b>“instruction buffer”</b> See claim 1, Term 11.
14. The superscalar processor of claim 5, wherein one of said plurality of instructions is assigned to a unique one of said plurality of storage locations based on a position of said one of said plurality of instructions within said <b>instruction buffer</b> .	<b>“instruction buffer”</b> See claim 1, Term 11.	<b>“instruction buffer”</b> See claim 1, Term 11.
15. The superscalar processor of claim 5, wherein said <b>data dependency checker</b> locates a dependent instruction stored in said <b>instruction buffer</b> by comparing a source register of one of said plurality of instructions to a destination register of each instruction in said instruction buffer that precedes said one of said plurality of instructions in the prescribed program order.	<b>“instruction buffer”</b> See claim 1, Term 11.  <b>“data dependency checker”</b> See ‘624 claim 1, Term 6.	<b>“instruction buffer”</b> See claim 1, Term 11.  <b>“data dependency checker”</b> See ‘624 claim 1, Term 6.
16. The superscalar processor of claim 15, wherein said <b>data dependency checker</b>	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
comprises a plurality of data dependency circuits, wherein each dependency circuit performs at least on comparison to determine whether any given one of said plurality of instructions depends on a previous instruction.		
19. A <b>computer system</b> , comprising:	<b>“computer system”</b> No construction necessary – plain and ordinary meaning.	<b>“computer system”</b> See ‘624 claim 1, Term 2.
a memory unit for storing program instructions having a prescribed program order;		
a bus for retrieving said program instructions from said memory unit; and		
a processor in communication with said bus for executing said program instructions, wherein said processor comprises:		
an <b>instruction buffer</b> for storing a plurality of instructions;	<b>“instruction buffer”</b> See claim 1, Term 11.	<b>“instruction buffer”</b> See claim 1, Term 11.
an index-addressable temporary buffer comprising a plurality of temporary storage locations, wherein <b>each one of said plurality of instructions is assigned to a unique one of said plurality of temporary storage locations</b> , wherein an output corresponding to a given one of said plurality of instructions is stored in said temporary storage location assigned to said given one of said plurality of instructions;	<b>“each one of said plurality of instructions is assigned to a unique one of said plurality of temporary storage locations”</b> See claim 5, Term 15.	<b>“each one of said plurality of instructions is assigned to a unique one of said plurality of temporary storage locations”</b> See claim 5, Term 15.
a <b>data dependency checker</b> to locate a	<b>“data dependency checker”</b> See ‘624	<b>“data dependency checker”</b> See ‘624

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
dependent instruction stored in said <b>instruction buffer</b> , wherein said dependent instruction has an input that is dependent on a previous instruction, wherein said previous instruction is an instruction in said <b>instruction buffer</b> that precedes said dependent instruction in the prescribed program order; and	claim 1, Term 6.	claim 1, Term 6.
a circuit that receives from said data dependency checker dependency data corresponding to said dependent instruction and uses said dependency data <b>to associate said temporary storage location assigned to said previous instruction with said input.</b>	<b>“to associate said temporary storage location assigned to said previous instruction with said input”</b> See claim 5, Term 16.	<b>“to associate said temporary storage location assigned to said previous instruction with said input”</b> See claim 5, Term 16.
20. The computer system of claim 19, wherein said circuit associates said temporary storage location assigned to said previous instruction with said input by outputting an address of said temporary storage location assigned to said previous instruction.		
26. The computer system of claim 19, wherein said <b>instruction buffer</b> is capable of storing at most X number of instructions, and said temporary buffer includes at least X number of temporary storage locations, wherein X is a positive integer.	<b>“instruction buffer”</b> See claim 1, Term 11.	<b>“instruction buffer”</b> See claim 1, Term 11.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
27. The computer system of claim 19, wherein one of said plurality of said program instructions is assigned to a unique one of said plurality of storage locations based on a position of said one of said plurality of said program instructions within said <b>instruction buffer</b> .	<b>“instruction buffer”</b> See claim 1, Term 11.	<b>“instruction buffer”</b> See claim 1, Term 11.
28. The computer system of claim 19, wherein said <b>data dependency checker</b> locates a dependent instruction stored in said <b>instruction buffer</b> by comparing a source register of one of said plurality of said program instructions to a destination register of each instruction in said <b>instruction buffer</b> that precedes said one of said plurality of said program instructions in the prescribed program order.	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.  <b>“instruction buffer”</b> See claim 1, Term 11.	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.  <b>“instruction buffer”</b> See claim 1, Term 11.
29. The computer system of claim 28, wherein said <b>data dependency checker</b> comprises a plurality of data dependency circuits, wherein each dependency circuit performs at least on[e] comparison to determine whether any given one of said plurality of said program instructions depends on a previous instruction.	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.
34. In a <b>computer system</b> having a	<b>“computer system”</b> No construction	<b>“computer system”</b> See ‘624 claim 1,

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘526 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
register file comprising a plurality of registers and a plurality of index-addressable temporary storage locations, a method for executing instructions having an input and an output and having a prescribed program order, comprising the steps of:	necessary – plain and ordinary meaning.  Transmeta disagrees that the steps of this claim must be performed in the recited order. See ‘526 claim 1.	Term 2.  The steps of this claim must be performed in the recited order. <b>Intrinsic Evidence:</b> <u>See</u> Intrinsic Evidence cited in support of Terms 6, 11, 12 and 15.
(1) <b>assigning a unique one of the plurality of index-addressable temporary storage locations to each one of a plurality of instructions in an instruction buffer</b> , wherein the output corresponding to a given one of said plurality of instructions is stored in said temporary storage location assigned to said given one of said plurality of instructions;	<b>“assigning a unique one of the plurality of index-addressable temporary storage locations to each one of said plurality of instructions in said instruction buffer”</b> See claim 1, Term 12.	<b>“assigning a unique one of the plurality of index-addressable temporary storage locations to each one of said plurality of instructions in said instruction buffer”</b> See claim 1, Term 12.
(2) determining whether one of said plurality of instructions in said <b>instruction buffer</b> is a dependent instruction, wherein said dependent instruction has an input that is dependent on a previous instruction, wherein said previous instruction is an instruction in said <b>instruction buffer</b> that precedes said dependent instruction in the prescribed program order; and	<b>“instruction buffer”</b> See claim 1, Term 11.	<b>“instruction buffer”</b> See claim 1, Term 11.
(3) <b>associating said temporary storage location assigned to said previous instruction with the input that is dependent on said previous instruction.</b>	<b>“associating said temporary storage location assigned to said previous instruction with the input that is dependent on said previous instruction”</b> See claim 1, Term 16.	<b>“associating said temporary storage location assigned to said previous instruction with the input that is dependent on said previous instruction”</b> See claim 1, Term 16.



## JOINT CHART TAB A – TRANSMETA PATENTS

## XI. THE '433 PATENT (GARG: REGISTER RENAMING)

<b>'433 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. A system for <b>register renaming</b> in a <b>computer system</b> capable of out-of-order instruction execution, comprising:	<p><b>"register renaming"</b> See '624 claim 1, Term 1.</p> <p><b>"computer system"</b> No construction necessary – plain and ordinary meaning. See '624 claim 1, Term 2.</p>	<p><b>"register renaming"</b> See '624 claim 1, Term 1.</p> <p><b>"computer system"</b> See '624 claim 1, Term 2.</p>
a temporary buffer comprising a plurality of storage locations for storing execution results, wherein an execution result for an instruction in an <b>instruction window</b> is stored at one of said plurality of storage locations, <b>said one of said plurality of storage locations being assigned to said instruction in said instruction window</b> ; and	<p><b>"instruction window"</b> See '624 claim 1, Term 3.</p> <p><b>"said one of said plurality of storage locations being assigned to said instruction in said instruction window"</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means one of the plurality of storage locations in the temporary buffer is assigned to the instruction in the instruction window. [Term 17] <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '624 6:18-35, 6:49-7:3, 7:63-8:10, 8:52-9:7, 13:13-22, 17:65-18:4; '499 File History, Application, Paper 9 at pp. 2-3, Paper 17 at pp. 2-4, 7-12; '433 File History, Paper 7 at pp. 4-6.</p>	<p><b>"instruction window"</b> See '624 claim 1, Term 3.</p> <p><b>"said one of said plurality of storage locations being assigned to said instruction in said instruction window"</b> means each instruction in the instruction window maps to a specific, predetermined location in the temporary buffer based on that instruction's position in the instruction window. [Term 17] <b>Intrinsic Evidence:</b> '624 patent at 4:24-34; 4:40-45; 6:49-54; 8:52-56; 9:3-7; 9:19-23; 13:6-7; 13:15-19; 13:58; '499 File History at Office Action dated July 6, 1993, pp. 4-5; Response dated October 14, 1993, pp. 5-6; Office Action dated November 19, 1993, pp. 6-7; Response dated September 30, 1994, pp. 7-12; Reasons for Allowance dated September 6, 1995, pp. 3-4; '624 File History at Office Action dated May 9, 1996, pp. 2-3; '526 File History at Office Action dated December 2, 1998, pp. 2-3; '433 File</p>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘433 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
		History at Office Action dated March 29, 2000, pp. 2-3; Reply under Rule 116 dated December 27, 2000, pp. 4-6; U.S. Patent No. 5,539,911 (incorporated by reference) at 36:50-55; M. Johnson, “Superscalar Microprocessor Design” (cited reference), pp. 48-50, 92-94.
tag assignment logic for receiving <b>data dependency results</b> from a <b>data dependency checker</b> and for outputting a tag comprising a temporary buffer storage location address in place of a register address for an operand of a first instruction, wherein said temporary buffer storage location address is an address of said operand in one of said plurality of storage locations if said first instruction is dependent on a previous one of said plurality of instructions in said instruction window for said operand.	<b>“data dependency results”</b> See ‘624 claim 1, Term 5. [ <b>Agreed-to term</b> ]	
	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.
2. The <b>register renaming</b> system of claim 1, further comprising termination logic that transfers the execution results in said plurality of storage locations in said temporary buffer to register file locations in-order based on the order of instructions in said instruction window.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.
3. The <b>register renaming</b> system of claim 2, wherein said termination logic transfers	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘433 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
a plurality of execution results from said temporary buffer to said register file simultaneously.		
4. The <b>register renaming</b> system of claim 3, wherein said termination logic transfers an execution result for an instruction from said temporary buffer to said register file when all execution results for all prior instructions are retireable.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.
6. The <b>register renaming</b> system of claim 1, further comprising register file port MUXes that pass said tags to read address ports of said temporary buffer for accessing said instruction execution results.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.
7. A <b>computer system</b> , comprising:	<b>“computer system”</b> No construction necessary – plain and ordinary meaning.	<b>“computer system”</b> See ‘624 claim 1, Term 2.
a memory unit for storing program instructions;		
a bus coupled to said memory unit for retrieving said program instructions; and		
a processor coupled to said bus, wherein said processor comprises a <b>register renaming</b> system, comprising:	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.
a temporary buffer comprising a plurality of storage locations for storing execution results, wherein an execution result for an instruction in an <b>instruction window</b> is	<b>“instruction window”</b> See ‘624 claim 1, Term 3.  <b>“said one of said plurality of storage</b>	<b>“instruction window”</b> See ‘624 claim 1, Term 3.  <b>“said one of said plurality of storage</b>

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘433 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
stored at one of said plurality of storage locations, <b>said one of said plurality of storage locations being assigned to said instruction in said instruction window</b> ; and	<b>locations being assigned to said instruction in said instruction window</b> See claim 1, Term 17.	<b>locations being assigned to said instruction in said instruction window</b> See claim 1, Term 17.
tag assignment logic that receives <b>data dependency results</b> from a <b>data dependency checker</b> and outputs a temporary buffer storage location address in place of a register address for an operand of a first instruction if said first instruction is dependent on a previous one of said plurality of instructions in said <b>instruction window</b> for said operand, wherein said temporary buffer storage location address is an address of said operand in one of said plurality of storage locations.	<b>“data dependency results”</b> See ‘624 claim 1, Term 5. [Agreed-to term]	
	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.	<b>“data dependency checker”</b> See ‘624 claim 1, Term 6.
8. The <b>computer system</b> of claim 7, wherein said processor further comprises termination logic that transfers the execution results in said plurality of storage locations in said temporary buffer to register file locations in-order based on the order of instructions in said <b>instruction window</b> .	<b>“computer system”</b> No construction necessary – plain and ordinary meaning.  <b>“instruction window”</b> See ‘624 claim 1, Term 3.	<b>“computer system”</b> See ‘624 claim 1, Term 2.  <b>“instruction window”</b> See ‘624 claim 1, Term 3.
9. The <b>computer system</b> of claim 8, wherein said termination logic transfers a plurality of execution results from said	<b>“computer system”</b> No construction necessary – plain and ordinary meaning.	<b>“computer system”</b> See ‘624 claim 1, Term 2.

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘433 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
temporary buffer to said register file simultaneously.		
10. The <b>computer system</b> of claim 9, wherein said termination logic transfers an execution result for an instruction from said temporary buffer to said register file when all execution results for all prior instructions are retireable.	<b>“computer system”</b> No construction necessary – plain and ordinary meaning.	<b>“computer system”</b> See ‘624 claim 1, Term 2.
12. The <b>computer system</b> of claim 7, wherein said processor further comprises register file port MUXes that pass said tag to read address ports of said temporary buffer for accessing said execution results.	<b>“computer system”</b> No construction necessary – plain and ordinary meaning.	<b>“computer system”</b> See ‘624 claim 1, Term 2.
13. A <b>register renaming</b> method, comprising the steps of:	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.
(1) storing, in a temporary buffer, out-of-order execution results in <b>storage locations assigned to instructions in an instruction window</b> ;	<b>“instruction window”</b> See ‘624 claim 1, Term 3.  <b>“storage locations assigned to instructions in an instruction window”</b> No construction necessary – plain and ordinary meaning. If the Court finds it necessary to construe this term, the term means storage locations in the temporary buffer are assigned to the instructions in the instruction window. [Term 18] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘624 6:18-35, 6:49-7:3, 7:63-8:10, 8:52-9:7, 13:13-	<b>“instruction window”</b> See ‘624 claim 1, Term 3.  <b>“storage locations assigned to instructions in an instruction window”</b> means each instruction in the instruction window maps to a specific, predetermined location in the temporary buffer based on that instruction’s position in the instruction window. [Term 18] <b>Intrinsic Evidence:</b> ‘624 patent at 4:24-34; 4:40-45; 6:49-54; 8:52-56; 9:3-7; 9:19-23; 13:6-7; 13:15-19; 13:58; ‘499 File

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘433 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	22, 17:65-18:4; ‘499 File History, Application, Paper 9 at 2-3, Paper 17 at pp. 2-4, 7-12; ‘433 File History, Paper 7 at pp. 4-6.	History at Office Action dated July 6, 1993, pp. 4-5; Response dated October 14, 1993, pp. 5-6; Office Action dated November 19, 1993, pp. 6-7; Response dated September 30, 1994, pp. 7-12; Reasons for Allowance dated September 6, 1995, pp. 3-4; ‘624 File History at Office Action dated May 9, 1996, pp. 2-3; ‘526 File History at Office Action dated December 2, 1998, pp. 2-3; ‘433 File History at Office Action dated March 29, 2000, pp. 2-3; Reply under Rule 116 dated December 27, 2000, pp. 4-6; U.S. Patent No. 5,539,911 (incorporated by reference) at 36:50-55; M. Johnson, “Superscalar Microprocessor Design” (cited reference), pp. 48-50, 92-94.
(2) generating at least one tag to specify an address in said temporary buffer at which said out-of-order execution results are temporarily stored; and		
(3) outputting one of said at least one tag comprising an address in place of a register address for an operand of a first instruction if a <b>data dependency result</b> indicates that said first instruction is dependent on a previous instruction in said <b>instruction window</b> , wherein said tag comprises an address of said operand in said temporary buffer.	<b>“data dependency results”</b> See ‘624 claim 1, Term 5. <b>[Agreed-to term]</b>	

## JOINT CHART TAB A – TRANSMETA PATENTS

<b>‘433 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
14. The <b>register renaming</b> method of claim 13, further comprising the step of transferring said out-of-order execution results in said temporary buffer to a register file in-order based on the order of instructions in said <b>instruction window</b> .	<p><b>“register renaming”</b> See ‘624 claim 1, Term 1.</p> <p><b>“instruction window”</b> See ‘624 claim 1, Term 3.</p>	<p><b>“register renaming”</b> See ‘624 claim 1, Term 1.</p> <p><b>“instruction window”</b> See ‘624 claim 1, Term 3.</p>
15. The <b>register renaming</b> method of claim 14, further comprising the step of transferring a plurality of execution results from said temporary buffer to said register file simultaneously.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.
16. The <b>register renaming</b> method of claim 15, further comprising the step of transferring an out-of-order execution result from said temporary buffer to said register file when all execution results for all prior instructions are retirable.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.
19. The <b>register renaming</b> method of claim 13, further comprising the step of passing said tags to read address ports of said temporary buffer for accessing said out-of-order execution results.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.	<b>“register renaming”</b> See ‘624 claim 1, Term 1.

**TAB B**



## TAB B

### Reinhardt

I. U.S. Patent No. 5,745,375 .....	1
------------------------------------	---

### Alpert

II. U.S. Patent No. 5,617,554 .....	10
-------------------------------------	----

III. U.S. Patent No. 5,802,605 .....	15
--------------------------------------	----

### Peleg (Pack/Unpack)

IV. U.S. Patent No. 5,819,101 .....	18
-------------------------------------	----

V. U.S. Patent No. 5,881,275 .....	24
------------------------------------	----

### Peleg (Multiply-Add)

VI. U.S. Patent No. 6,385,634 .....	27
-------------------------------------	----

### Roussel

VII. U.S. Patent No. 6,418,529 .....	33
--------------------------------------	----

## JOINT CHART TAB B – INTEL PATENTS

## I. '375 PATENT

'375 Patent		
Claim Language	Transmeta Proposed Construction	Intel Proposed Constructions
1. A power control circuit adapted for use by an <b>electronic device</b> comprising:	<p><b>“electronic device”</b> means a self-contained electronic component. [Term 1]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '375, Fig. 3, CPU 110, 1:28-31, 1:39-41, 2:5-10, 2:20-26, 4:3-11.</p>	<p><b>“electronic device”</b> – No construction necessary. [Term 1]</p> <p><b>Intrinsic Evidence:</b> '375 patent at 1:6-7; 1:14-15; 1:30-31; 4:4-5; 6:31-33; 6:27-29; 2:7-9; 2:58-62; 2:36-37; claim 16.</p>
a clock generation circuit that <b>supplies a clock signal having a scalable frequency</b> to the <b>electronic device</b> ;	<p><b>“supplies . . . to”</b> means supplies to, from an external source. [Term 2]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, '375, Fig. 3, CPU 110 Clock Generation Circuit 160, Power Supply Circuit 170, 1:31-34, 2:30-42, 3:46-50, 4:3-30, 4:46-5:23, 5:66-6:4, 6:11-16, 6:21-34, 6:40-48, 6:53-7:3; Prosecution History: '375, Paper 14, pp. 8-10.</p>	<p><b>“supplies a clock signal having a scalable frequency to”</b> means supplies a clock signal having a frequency that can be increased or decreased as necessary to. [Term 2]</p> <p><b>Intrinsic Evidence:</b> '375 patent at Fig. 2B; Fig. 3; Fig. 4; Fig. 5; Abstract; 1:30-34; 2:15-27; 2:34-42; 2:49-67; 3:1-3; 3:53-4:2; 4:6-11; 4:12-5:2; 4:46-64; 5:15-23; 5:32-6:16; 6:21-34; 6:40-48; 6:53-7:9; claim 16; '375 File History at Application dated September 29, 1995, p. 1; Office Action dated December 2, 1996, p. 2-3; Preliminary Amendment dated March 29, 1996, pp. 2, 7; Response to Office Action dated July 8, 1997, pp. 8-10; Response to Office Action dated July 14, 1997, pp. 2, 4, 9.</p>
	<p><b>“scalable frequency”</b> means frequency that can be increased or decreased as necessary. [Term 3] [<b>Agreed-to term</b>]</p>	

## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
a power supply circuit that <b>provides a power supply signal having a scalable voltage to the electronic device</b> ; and	<p><b>“provides . . . to”</b> means provides to, from an external source. [Term 4]</p> <p><b>Intrinsic Evidence:</b> see Intrinsic Evidence, Term 2.</p>	<p><b>“provides a power supply signal having a scalable voltage to”</b> means provides a power supply signal having a voltage that can be increased or decreased as necessary to. [Term 4]</p> <p><b>Intrinsic Evidence:</b> ‘375 patent at Fig. 2A; Fig. 2B; Fig. 3; Fig. 4; Fig. 5; Abstract; 2:15-27; 2:34-42; 2:52-67; 3:1-3; 3:46-50; 3:53-4:36; 4:50-54; 4:64-5:23; 5:45-50; 5:66-6:4; 6:11-16; 6:26-7:9; claim 16; ‘375 File History at Response dated July 8, 1997, pp. 4, 8-10; Office Action dated December 2, 1996, p. 2-3; Preliminary Amendment dated March 29, 1996, pp. 2, 7; Response to Office Action dated July 14, 1997, pp. 2, 4, 9.</p>
	<p><b>“scalable voltage”</b> means voltage that can be increased or decreased as necessary. [Term 5] <b>[Agreed-to term]</b></p>	
a controller coupled to said clock generator circuit and said power supply circuit, said controller generates a first and second signal in response to an <b>event</b> in order to dynamically control power usage by the <b>electronic device</b> , the power usage is capable of being (i) reduced by decreasing the frequency of the clock signal followed by the voltage of the power supply signal or (ii) increased by increasing the voltage	<p><b>“event”</b> means a temperature related occurrence. [Term 6]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘375, claims 4, 7; 4:31-45, 7:25-28, 7:41-44, 8:59-67.</p>	<p><b>“event”</b> – means circumstance warranting a change in power consumption. [Term 6]</p> <p><b>Intrinsic Evidence:</b> ‘375 patent Abstract; Fig. 5; 2:14-19; 2:34-42; 3:1-3; 4:19-45; 5:24-31; 5:42-53; 5:54-6:4; 6:26-7:8; ‘375 File History at Response dated July 8, 1997, p. 4, 9-10; Preliminary Amendment dated March 29, 1996, p. 4; Office Action dated May 22, 1997, pp. 2-4.</p>

## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
followed by the frequency.		
2. The power control circuit according to claim 1 further comprising a thermal detection circuit that monitors a temperature of the <b>electronic device</b> and outputs a third signal to said controller upon detecting <b>said event</b> .	<p><b>“electronic device”</b> See ‘375 claim 1, Term 1.</p> <p><b>“said event”</b> means the same temperature related occurrence. [Term 7]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘375, claims 4, 7; 4:31-45, 7:25-28, 7:41-44, 8:59-67.</p>	<p><b>“electronic device”</b> – See ‘375 patent claim 1, Term 1.</p> <p><b>“event”</b> – See ‘375 patent claim 1, Term 6.</p>
3. The power control circuit according to claim 2, wherein said thermal detection circuit includes		
a temperature sensing device coupled to of the <b>electronic device</b> ; and	<b>“electronic device”</b> See ‘375 claim 1, Term 1.	<b>“electronic device”</b> – See ‘375 patent claim 1, Term 1.
thermal comparison logic coupled to said temperature sensing device and said controller, said thermal comparison logic receives a signal from said temperature sensing device, compares said signal to a requisite temperature level and transfers said signal into said third signal which, when asserted, indicates that the <b>electronic device</b> has exceeded said <b>thermal band</b> .	<p><b>“thermal band”</b> – means operating temperature range defined by upper (maximum) and lower (minimum) temperature limits. [Term 8]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘375, Fig. 5, 4:16-49, 6:19-34.</p>	<p><b>“thermal band”</b> means acceptable operating temperature range defined by upper (maximum) and lower (minimum) temperature limits. [Term 8]</p> <p><b>Intrinsic Evidence:</b> ‘375 patent at Fig. 5; ‘375 Abstract; 2:38-40; 3:1-3; 4:16-49; 6:19-34; claim 4; ‘375 File History at Preliminary Amendment dated March 29, 1996, pp. 2-3.</p>
4. The power control circuit according to	<b>“said event”</b> See ‘375 claim 2, Term 7.	<b>“event”</b> See ‘375 patent claim 1, Term 6.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
claim 2, wherein <b>said event</b> detected by said thermal detection circuit includes a condition where the <b>electronic device</b> has exceeded a <b>thermal band</b> .	<p><b>“electronic device”</b> See ‘375 claim 1, Term 1.</p> <p><b>“thermal band”</b> See ‘375 claim 3, Term 8.</p>	<p><b>“electronic device”</b> – See ‘375 patent claim 1, Term 1.</p> <p><b>“thermal band”</b> See ‘375 patent claim 3, Term 8.</p>
6. The power control circuit according to claim 1, wherein said clock generation circuit reduces the frequency of said scalable clock signal upon receiving said first signal.		
7. The power control circuit according to claim 1, wherein said controller further detects whether the <b>electronic device</b> is idle for at least a predetermined percentage of its run time and in response outputs said first and second signals to commence frequency and voltage <b>scaling</b> of the <b>electronic device</b> .	<p><b>“electronic device”</b> See ‘375 claim 1, Term 1.</p> <p><b>“scaling”</b> means increasing or decreasing as necessary. [Term 9] [<b>Agreed-to term</b>]</p>	<p><b>“electronic device”</b> – See ‘375 patent claim 1, Term 1.</p>
16. A computer system comprising:		
a processor; and		
a power control circuit coupled to the processor, the power control circuit		

## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
including		
a clock generation circuit that <b>supplies a clock signal having a scalable frequency to</b> said processor in response to a first signal,	<b>“supplies . . . to”</b> See ‘375 claim 1, Term 2.	<b>“supplies a clock signal having a scalable frequency to”</b> has the same meaning as in ‘375 patent claim 1, Term 2.
	<b>“scalable frequency”</b> has the same meaning as in claim 1. [Term 3] <b>[Agreed-to term]</b>	
a power supply circuit that <b>provides a power supply signal having a scalable voltage to</b> said processor in response to a second signal, and	<b>“provides . . . to”</b> See ‘375 claim 1, Term 4.	<b>“provides a power supply signal having a scalable voltage to”</b> See ‘375 patent claim 1, Term 4.
	<b>“scalable voltage”</b> See ‘375 claim 1, Term 5. <b>[Agreed-to term]</b>	
a controller coupled to said clock generation circuit and said power supply circuit, said controller generates said first and second signal in response to an <b>event</b> in order to dynamically control power usage by said processor, the power usage is capable of being either incrementally increased or decreased in order to obtain a desired tradeoff between performance and power usage by the processor.	<b>“event”</b> See ‘375 claim 1, Term 6.	<b>“event”</b> See ‘375 patent claim 1, Term 6.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
17. The computer system according to claim 16, wherein said power control circuit further comprises a thermal detection circuit that monitors a temperature of the <b>electronic device</b> and out-puts a third signal to said controller upon detecting <b>said event</b> .	<p><b>“electronic device”</b> See ‘375 claim 1, Term 1.</p> <p><b>“said event”</b> See ‘375 claim 2, Term 7.</p>	<p><b>“electronic device”</b> – See ‘375 patent claim 1, Term 1.</p> <p><b>“event”</b> See ‘375 patent claim 1, Term 6.</p>
18. The computer system according to claim 17, wherein <b>said event</b> detected by said thermal detection circuit of said power control circuit includes a condition where the <b>electronic device</b> has exceeded a <b>thermal band</b> .	<p><b>“said event”</b> See ‘375 claim 2, Term 7.</p> <p><b>“electronic device”</b> See ‘375 claim 1, Term 1.</p> <p><b>“thermal band”</b> See ‘375 claim 3, Term 8.</p>	<p><b>“event”</b> See ‘375 patent claim 1, Term 6.</p> <p><b>“electronic device”</b> See ‘375 patent claim 1, Term 1.</p> <p><b>“thermal band”</b> See ‘375 patent claim 3, Term 8.</p>
19. The computer system according to claim 18, wherein said thermal detection circuit of said power control circuit includes		
a temperature sensing device coupled to said processor; and		
thermal comparison logic coupled to said temperature sensing device and said controller, said thermal comparison logic receives a signal from said temperature sensing device, compares said signal to	<b>“thermal band”</b> See ‘375 claim 3, Term 8.	<b>“thermal band”</b> See ‘375 patent claim 3, Term 8.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
ascertain whether said processor has exceeded the <b>thermal band</b> , and transmits said third signal in an asserted state to indicate that said processor has exceeded said <b>thermal band</b> .		
20. The computer system according to claim 16, wherein said controller of said power control circuit includes a clock speed storage element and a core voltage storage element.		
21. The computer system according to claim 16, wherein said clock generation circuit reduces the frequency of the clock signal upon receiving said first signal.		
22. The computer system according to claim 21, wherein said power supply circuit reduces said <b>scalable voltage</b> provided through said power supply signal upon receiving said second signal.	<b>“scalable voltage”</b> See ‘375 claim 1, Term 5. [Agreed-to term]	
23. The computer system according to claim 16, wherein said controller of said power control circuit further detects whether said processor is idle for at least a	<b>“scaling”</b> See ‘375 claim 7, Term 9. [Agreed-to term]	



## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
predetermined percentage of its run time and in response outputs said first and second signals to commence dynamic frequency and voltage <b>scaling</b> of said processor.		
30. A method to control power consumption by an <b>electronic device</b> , the method comprising the steps of:	<b>“electronic device”</b> See ‘375 claim 1, Term 1.	<b>“electronic device”</b> See ‘375 patent claim 1, Term 1.
determining whether a first condition exists which requires power consumption by the <b>electronic device</b> to be reduced;		
<b>scaling</b> an operating frequency of a clocking signal <b>supplied to</b> the <b>electronic device</b> if said first condition exists; and	<p><b>“supplied to”</b> means supplied to, from an external source. See ‘375 claim 1, Term 2.</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘375, Fig. 3, CPU 110 Clock Generation Circuit 160, Power Supply Circuit 170, 1:31-34, 2:30-42, 3:46-50, 4:3-30, 4:46-5:23, 5:66-6:4, 6:11-16, 6:21-34, 6:40-48, 6:53-7:3; Prosecution History: ‘375, Paper 14, pp. 8-10.</p>	<b>“scaling an operating frequency of a clocking signal supplied to”</b> – No construction necessary. See ‘375 patent claim 1, term 2.
	<b>“scaling”</b> See ‘375 claim 7, Term 9. [Agreed-to term]	
<b>scaling</b> a voltage <b>supplied to</b> the <b>electronic device</b> subsequent to <b>scaling</b> the operating frequency if said first condition exists.	<b>“supplied to”</b> See above.	<b>“scaling a voltage supplied to”</b> – No construction necessary. See ‘375 patent claim 1, term 4.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
31. The method according to claim 30, wherein said step of determining whether said first condition exists includes the step of determining whether the <b>electronic device</b> is operating at a temperature greater than a specific <b>thermal band</b> .	<p><b>“electronic device”</b> See ‘375 claim 1, Term 1.</p> <p><b>“thermal band”</b> See ‘375 claim 3, Term 8.</p>	<p><b>“electronic device”</b> – See ‘375 patent claim 1, Term 1.</p> <p><b>“thermal band”</b> See ‘375 claim 3, Term 8.</p>
33. A method to control power consumption and performance of an <b>electronic device</b> , the method comprising the steps of:	<b>“electronic device”</b> See ‘375 claim 1, Term 1.	<b>“electronic device”</b> – See ‘375 patent claim 1, Term 1.
determining whether a first condition exists which for an increase in increased power usage by the <b>electronic device</b> in order to increase performance of the <b>electronic device</b> ;	This element is indefinite. Transmeta does not agree with Intel’s position that this claim element was properly amended.	<p>The correct claim language is:  “determining whether a first condition exists which necessitates an increase in power usage by the <b>electronic device</b> in order to increase performance of the <b>electronic device</b>.”</p> <p>The inventors amended this claim after allowance to correct a “grammatical problem.” See Amendment under 37 C.F.R. §1.312 dated December 2, 1997. The amendment was not considered until after the patent was granted, so the correction, which the Examiner “entered as directed to matters of form not affecting the scope of the invention,” did not appear when the patent published.”</p>

## JOINT CHART TAB B – INTEL PATENTS

<b>‘375 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Construction</b>	<b>Intel Proposed Constructions</b>
increasing a voltage <b>supplied to</b> the <b>electronic device</b> if the first condition exists; and	<b>“supplied to”</b> See ‘375 claims 30, Term 2.	<b>“supplied to”</b> – No construction necessary. See ‘375 patent claim 1, term 4.
increasing an operating frequency of a clocking signal <b>supplied to</b> the <b>electronic device</b> after an increase in the voltage if the first condition exists.		

II. **‘554 PATENT**

<b>‘554 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. A processor generating <b>linear addresses</b> , said processor comprising:	<p><b>“linear address[es]”</b> means [an] address[es] identifying [a] location[s] in a continuous unsegmented address space, which is translated from [a] virtual address[es], and which is translated into [a] physical address[es]. [Term 1]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘554, Figs. 1, 2, 3, 4, 2:35-46, 2:54-67, 3:3-12, 3:30-33, 3:52-62, 5:33-43, 7:57-67; Prosecution History: ‘554, Paper 19, p. 17, Paper 9, p.</p>	<p><b>“linear address[es]”</b> means a[] logical address[es] having a fixed size and that translates into an actual physical address. [Term 1]</p> <p><b>Intrinsic Evidence:</b> ‘554 patent at Fig. 1; Fig. 2; Fig. 3; Fig. 4; 1:26-30; 1:57-61; 2:4-9; 2:33-53; 2:59-67; 3:3-12; 3:30-33; 4:2-8; 3:49-62; 4:61-63; 4:32-39; 5:33-43; 5:54-67; 6:1-16; 7:57-67; 8:28-64; 9:9-12; 9:14-20; 13:10-14; ‘554 Abstract; U.S. Patent No. 4,972,338</p>

## JOINT CHART TAB B – INTEL PATENTS

<b>‘554 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	10; Cited References: ‘338, claim 1, 1:59-62, 3:17-37; <i>i486™ Processor Programmer’s Reference Manual</i> , p. 5-2, 5-5, 5-7.	(incorporated by reference) at 3:25-38; 5:22-25; 5:33-38; ‘554 File History at Amendment and Response to First Office Action dated June 6, 1994, p. 13; Amendment and Response to First Office Action dated June 6, 1996, p. 13, 17; Amendment and Response After Final Under 37 C.F.R. 1.116 dated November 17, 1994, pp. 9-10; Amendment and Remark dated June 6, 1996, p. 17.
a <b>control unit</b> having stored therein an indication in one of a plurality of states;	<p>“<b>control unit</b>” means control circuitry including registers within the microprocessor. [Term 2]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘554, Figs. 9, 10, 6:57-67, 7:1-12, 8:28-33, 11:45-47; Prosecution History: ‘554, Paper 5, p. 10.</p>	<p>“<b>control unit</b>” – No construction necessary. [Term 2]</p> <p><b>Intrinsic Evidence:</b> ‘554 patent at 11:43-54; 6:57-61.</p>
and a <b>paging unit</b> coupled to said <b>control unit</b> to receive said indication, said <b>paging unit</b> translating said <b>linear addresses</b> into a <b>physical address</b> for accessing a physical address space,	<p>“<b>paging unit</b>” means circuitry within the microprocessor used in paging. [Term 3]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘554, Figs. 10, 11, 6:57-60, 10:58-64, 11:46-53, 11:62-12:4, 12:51-54; Prosecution History: ‘554, Paper 19, p. 15; Cited References: ‘777, Figs. 2, 3.</p> <p>“<b>physical address[es]</b>” means [a] location[s] in the computer’s physical, i.e., real memory. [Term 4]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘554, 1:41-</p>	<p>“<b>paging unit</b>” – a unit to perform “paging” (as construed herein). [Term 3]</p> <p><b>Intrinsic Evidence:</b> ‘554 patent at Fig. 10; Fig. 11; 6:35-40; 11:43-54; 6:51-61; 11:47-54; 10:58-64; 11:47-12:4; ‘554 File History at Office Action dated August 13, 1996, p. 9; Amendment and Remark dated June 6, 1994, p. 11.</p> <p>“<b>physical address</b>” means an address that is sufficient to unambiguously specify the location of a desired unit of data equal in size to the smallest storage location addressable by the</p>

## JOINT CHART TAB B – INTEL PATENTS

<b>‘554 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	43, 3:10-12, 7:49-56, 12:5-9; Cited References: GB 2 127 994, p. 1:16-18; Patterson, p. 433.	processor, typically one byte. [Term 4] <b>Intrinsic Evidence:</b> ‘554 patent at Fig. 1; Fig. 2; Fig. 3; Fig. 4; 1:28-30; 1:41-46; 3:10-14; 3:43-48; 3:53-60; 4:34-39; 6:1-15; 7:49-56; 7:59-62; 12:5-15; ‘554 File History at Amendment and Response to First Office Action dated June 6, 1994, p. 13; ‘554 File History at Response to Office Action dated Nov. 17, 1994, p. 9; Amendment and Remark dated January 5, 1996, pp. 14-15, 18.
said <b>paging unit</b> simultaneously supporting <b>paging</b> using at least a first and a second <b>page frame size</b> while said indication is in a first of said plurality of states, said <b>paging unit</b> supporting <b>paging</b> using only one <b>page frame size</b> while said indication is in a second of said plurality of states.	<p><b>“paging”</b> means using blocks of memory of predetermined size to translate logical addresses into physical addresses. [Term 5] <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘554, Fig. 1, 1:57-61, 2:4-20, 2:53-57; Cited References: ‘250, 1:29-33; <i>Processor Programmer’s Reference Manual</i>, p. 5-17; Nelson p. 125; ‘338, 3:35-38; <i>i486™ Processor Programmer’s Reference Manual</i>, p. 5-17.</p> <p><b>“page frame”</b> means a contiguous aligned block of physical memory. [Term 6] <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘554, Figs. 1, 4, 2:5-9, 3:49-51, 4:6-8, 4:53-57, 8:22-25, 8:60-61, 9:14-17; Cited References: ‘777, 2:32-34, claim 1; ‘250, 1:29-33; ‘734, 1:31-33; EP 0113240, p. 8:25-26; <i>i860™ Microprocessor Family Programmer’s</i></p>	<p><b>“paging”</b> means using fixed sized blocks of memory to translate logical addresses into physical addresses. [Term 5] <b>Intrinsic Evidence:</b> ‘554 patent at Fig. 1; Fig. 2; Fig. 3; Fig. 4; Fig. 11; Fig. 12; 1:57-61; 2:4-32; 2:53-57; 4:53-59; 6:1-16; 6:37-40; 8:22-24; claim 19; U.S. Patent No. 4,972,338 (incorporated by reference) at 3:35-38; 3:55-4:11.</p> <p><b>“page frame”</b> – No construction necessary in view of proposed construction of “page frame size.” <i>Alternative proposed construction:</i> a memory unit of fixed size used in “paging” (as construed herein). [Term 6] <b>Intrinsic Evidence:</b> ‘554 patent at Fig. 1; Fig. 4; Fig. 12; 2:4-12; 2:36-44; 2:53-57; 2:62-67; 3:1-12; 3:49-51; 4:53-61; 5:46-67; 6:1-16; 6:37-</p>

## JOINT CHART TAB B – INTEL PATENTS

<b>‘554 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p><i>Reference Manual</i>, p. 4-3, 4-5; <i>i860™ XP Microprocessor Data Book</i>, p. 22.</p> <p><b>“page frame size”</b> means the size of a contiguous aligned block of physical memory. [Term 7]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘554, 4:53-54.</p>	<p>40; 8:23-27; 8:47-51; 8:65-9:4; claim 19; ‘554 File History at Information Disclosure Statement dated June 18, 1992, p. 2.</p> <p><b>“page frame size”</b> means fixed size of the memory unit used in “paging” (as construed herein). [Term 7]  <b>Intrinsic Evidence:</b> ‘554 patent at Fig. 11; Fig. 12; 2:4-12; 2:36-44; 2:53-57; 2:62-67; 3:1-12; 3:49-51; 4:53-61; 5:46-67; 6:1-16; 6:37-40; 8:22-27; 8:47-51; 8:65-9:4; 9:14-19; 12:16-35; ‘554 File History at Information Disclosure Statement dated June 18, 1992, p. 2.</p>
2. The processor of claim 1, wherein said second <b>page frame size</b> is larger than said first <b>page frame size</b> .	<b>“page frame size”</b> See ‘554 claim 1, Term 7.	<b>“page frame size”</b> See ‘554 patent claim 1, Term 7.
3. The processor of claim 2, wherein said first <b>page frame size</b> is 4K and said second <b>page frame size</b> is 4M.	<b>“page frame size”</b> See ‘554 claim 1, Term 7.	<b>“page frame size”</b> See ‘554 patent claim 1, Term 7.
4. The processor of claim 1, wherein said physical address space has a different number of addressable locations while said indication is in said first state than while said indication is in said second state.		

## JOINT CHART TAB B – INTEL PATENTS

<b>‘554 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
5. The processor of claim 4, wherein each of said <b>linear addresses</b> includes N-bits, said physical address space has no more than $2^N$ addressable locations while said indication is in said second state, and said physical address space has more than $2^N$ addressable locations while said indication is in said first state.	<b>“linear address[es]”</b> See ‘554 claim 1, Term 1.	<b>“linear addresses”</b> See ‘554 patent claim 1, Term 1.
19. A computer system comprising:		
a processor including:		
a <b>control unit</b> having stored therein an indication in one of a plurality of states, and	<b>“control unit”</b> See ‘554 claim 1, Term 2.	<b>“control unit”</b> – See ‘554 patent claim 1, Term 2.
a <b>paging unit</b> coupled to said <b>control unit</b> to receive said indication,	<b>“paging unit”</b> See ‘554 claim 1, Term 3.	<b>“paging unit”</b> See ‘554 patent claim 1, Term 3.
said <b>paging unit</b> simultaneously supporting paging using at least a first and a second <b>page frame size</b> while said indication is in a first of said plurality of states, said <b>paging unit</b> supporting <b>paging</b> using only one <b>page frame size</b> while said indication is in a second of said plurality of states; and	<b>“paging”</b> See ‘554 claim 1, Term 5.  <b>“page frame size”</b> See ‘554 claim 1, Term 7.  <b>“page frame”</b> See ‘554 claim 1, Term 6.	<b>“paging”</b> See ‘554 patent claim 1, Term 5.  <b>“page frame size”</b> See ‘554 patent claim 1, Term 7.  <b>“page frame”</b> See ‘554 patent claim 1, Term 6.
a memory coupled to said processor,		

## JOINT CHART TAB B – INTEL PATENTS

<b>‘554 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
said memory having stored therein a plurality of page tables for use by said <b>paging unit</b> to simultaneously support <b>paging</b> using at least said first and said second <b>page frame sizes</b> .		
20. The processor of claim 19, wherein said second <b>page frame size</b> is larger than said first <b>page frame size</b> .	<b>“page frame size”</b> See ‘554 claim 1, Term 7.	<b>“page frame size”</b> See ‘554 patent claim 1, Term 7.
21. The processor of claim 20, wherein said first <b>page frame size</b> is 4K and said second <b>page frame size</b> is 4M.	<b>“page frame size”</b> See ‘554 claim 1, Term 7.	<b>“page frame size”</b> See ‘554 patent claim 1, Term 7.

III. **‘605 PATENT**

<b>‘605 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. A processor generating <b>linear addresses</b> having no more than N bits, said processor comprising:	<b>“linear address[es]”</b> See ‘554 claim 1, Term 1.	<b>“linear addresses”</b> See ‘554 patent claim 1, Term 1.
a <b>control unit</b> having stored therein one or more control bits; and	<b>“control unit”</b> See ‘554 claim 1, Term 2.	<b>“control unit”</b> – See ‘554 patent claim 1, Term 2.



## JOINT CHART TAB B – INTEL PATENTS

<b>‘605 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
a <b>paging unit</b> coupled to said <b>control unit</b> to receive said one or more control bits,	<b>“paging unit”</b> See ‘554 claim 1, Term 3.	<b>“paging unit”</b> See ‘554 patent claim 1, Term 3.
said <b>paging unit</b> supporting translation of said linear addresses into <b>physical addresses</b> in a first physical address space having no more than $2^N$ locations that can be addressed while said one or more control bits are in a first state, said <b>paging unit</b> supporting translation of said <b>linear addresses</b> into <b>physical addresses</b> in a second physical address space having more than $2^N$ locations that can be addressed while said one or more control bits are in a second state.	<b>“physical address[es]”</b> See ‘554 claim 1, Term 4.	<b>“physical addresses”</b> See ‘554 patent claim 1, Term 4.
2. The processor of claim 1, wherein said <b>paging unit</b> supports a first and second <b>page frame size</b> .	<b>“paging unit”</b> See ‘554 claim 1, Term 3.  <b>“page frame size”</b> See ‘554 claim 1, Term 7.	<b>“paging unit”</b> See ‘554 patent claim 1, Term 3.  <b>“page frame size”</b> See ‘554 patent claim 1, Term 7.
3. The processor of claim 2, wherein said first <b>page frame size</b> is 4K and said second <b>page frame size</b> is 2M or 4M.	<b>“page frame size”</b> See ‘554 claim 1, Term 7.	<b>“page frame size”</b> See ‘554 patent claim 1, Term 7.
11. A method for use by a processor to translate a <b>linear address</b> having a size of	<b>“linear address[]”</b> See ‘554 claim 1, Term 1.	<b>“linear address”</b> See ‘554 patent claim 1, Term 1.

## JOINT CHART TAB B – INTEL PATENTS

‘605 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions
no more than N bits into a <b>physical address</b> , said method using a plurality of tables including one or more page directories with page directory entries and at least one page table with page table entries, said method comprising the computer implemented steps of:	“ <b>physical address[]</b> ” See ‘554 claim 1, Term 4.	“ <b>physical address</b> ” See ‘554 patent claim 1, Term 4.
said processor altering a physical address mode indicator, said physical address mode indicator identifying said physical address size to be a first address size or a second address size, the first address size having no more than $2^N$ locations that can be addressed, the second address size having greater than $2^N$ locations that can be addressed;		
if the first address size has been selected, then said processor setting the page directory entries and the page table entries to a first entry size;		
if the second address size has been selected, then said processor setting the page directory entries and the page table entries to a second entry size that is larger than the first entry size; and		
translating said <b>linear address</b> into said <b>physical address</b> using those of said plurality of tables having a corresponding		

## JOINT CHART TAB B – INTEL PATENTS

<b>‘605 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
field in said <b>linear address</b> .		
12. The address translation method of claim 11, further comprising the steps of: providing a flag in each page directory entry; and for each of said page directory entries, performing the steps of selecting a <b>page size</b> to be said first <b>page size</b> or said second <b>page size</b> , said second <b>page size</b> being larger than the first <b>page size</b> , and altering said flag to indicate said page size.	<p><b>“page size”</b> No construction necessary – plain and ordinary meaning. If the Court decides a construction is necessary, this term means the size of a contiguous aligned block of physical memory. [Term 8]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘605, 2:5-9, 2:22-33, 4:40-52.</p>	<p><b>“page size”</b> means the fixed size of the memory unit used in “paging.” [Term 8]</p> <p><b>Intrinsic Evidence:</b> ’554 patent at Abstract; 2:20-32; 3:20-26; 3:33-34; 4:29-32; 4:40-58; ’554 File History at Amendment and Remark dated June 6, 1996, pp. 9-13.</p>

IV. **‘101 PATENT**

<b>‘101 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
1. A method for manipulating <b>packed data</b> in a computer system comprising the computer implemented steps of:	<b>“packed data”</b> means unit of data that is fully populated with a plurality of data elements of the	<b>“packed data”</b> means unit of data that consists of a plurality of data elements

## JOINT CHART TAB B – INTEL PATENTS

<b>‘101 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
	<p>same size. [Term 1]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘275, Figs. 5a, 5b, 5c, 5d, 1:13-15, 7:13-8:6; Prosecution History: ‘275, Paper 5, pp. 4-5; Cited References: <i>MC88110 Second Generation RISC Microprocessor User’s Manual</i>, p. 5-4.</p>	<p>of the same size. [Term 1]</p> <p><b>Intrinsic Evidence:</b> ‘275 patent at 1:11-15; 2:49-50; 3:1-4; 4:20-39; 4:45-57; 5:6-28; 7:13-25; 8:7-16; 10:66-11:6; 15:16-19; 19:14-21; ‘634 Patent at 1:42-48; 4:3-13; 5:1-6; 5:56-67; 7:24-29; 8:22-38; 8:39-9:27; 10:15-18; 11:3-12; ‘634 File History at Board of Patent Appeals and Interferences Decision on Appeal mailed August 29, 2000, p.2; ‘529 patent at 1:31-33; 4:59-61; 6:28-35; 6:63-65; 7:19-23; 7:67-8:2; Intel Corporation, Pentium Processor User’s Manual, vol. 3: Architecture and Programming Manual (cited reference), pp. 6-8.</p>
<p>a) <b>decoding a Single Instruction Multiple Data (SIMD) pack instruction</b>, the instruction identifying a first and second <b>packed data</b> respectively including a first plurality of data elements and a second plurality of data elements, each data element consisting of a separate multiple bit data field, wherein each data element in the first plurality of data elements corresponds to a data element in the second plurality of data elements in a respective position; and</p>	<p><b>“decoding”</b> means transforming an external representation of an instruction into internal operations or commands. [Term 2]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘275, Fig. 3, 1:57-64, 4:18-19, 4:64-65, 5:28-33, 8:22-25, 11:10-19, 11:24-29, 15:25-27, 17:36-37.</p>	<p><b>“decoding”</b> – No construction necessary. [Term 2]</p>
	<p><b>“Single Instruction Multiple Data (SIMD)...instruction”</b> means a single instruction that specifies the same operation on multiple data elements in parallel. [Term 3] <b>[Agreed to term]</b></p>	

## JOINT CHART TAB B – INTEL PATENTS

<b>‘101 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
b) simultaneously <b>copying</b> , in response to the pack instruction, a part of each data element in the first plurality of data elements and a part of each corresponding data element in the second plurality of data elements into a third <b>packed data</b> as a plurality of separate result data elements.	<p><b>“copying”</b> means bitwise replication independent of the value of the data. [Term 4]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘275, Fig. 7, 5:67-6:6, 11:61-12:13, 12:16-24; Prosecution History: 08/349,047 7/5/96 Amendment and Response, pp. 5-8, 08/349,047 2/5/97 Preliminary Amendment, pp. 3-4, ‘275, Paper 5, pp. 6-7, ‘275, Paper 10, pp. 3-4.</p>	<b>“copying”</b> – No construction necessary. [Term 4]
2. The method of claim 1, wherein the part is half of the bits in each data element in the first and second plurality of data elements.		
3. The method of claim 2, wherein the part is either the low or the high order bits of each data element in the first and second plurality of data elements.		
4. The method of claim 3, wherein the first plurality of data elements and the second plurality of data elements <b>each include either two, four, or eight data elements</b> .	<p><b>“each include either two, four, or eight data elements”</b> means the computer system has the capability of manipulating each of the specified alternatives. [Term 5]</p> <p><b>Intrinsic Evidence:</b> <i>see, e.g.</i>, ‘275, Figs. 7, 9.</p>	<p><b>“each include either two, four, or eight data elements”</b> – No construction necessary. [Term 5]</p> <p><b>Intrinsic Evidence:</b> ‘275 patent at 7:13-31.</p>
5. The method of claim 4, wherein the		

## JOINT CHART TAB B – INTEL PATENTS

<b>‘101 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
parts copied from the first plurality of data elements are stored adjacent to each other in the plurality of result data elements.		
6. The method of claim 5, wherein the parts copied from the first and second plurality of data elements are stored in the same order as the first and second plurality of data elements appear in the first and second <b>packed data</b> .	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
7. The method of claim 6, wherein all data elements in the first and second plurality of data elements are signed, and wherein all data elements in the third plurality of data elements are either signed or unsigned.		
9. A computer implemented method for manipulating data elements in a first and second packed data in response to a <b>Single Instruction Multiple Data (SIMD)</b> pack <b>instruction</b> , the first and second packed data respectively including a first plurality of data elements and a second plurality of data elements, each data element consisting of a separate multiple bit data field, wherein each data element in the first plurality of data elements corresponds to a	<b>“Single Instruction Multiple Data (SIMD)...instruction”</b> See ‘101 claim 1, Term 3 <b>[Agreed to term]</b>	

## JOINT CHART TAB B – INTEL PATENTS

<b>‘101 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
different element in the second plurality of data elements in a respective position, the method comprising the computer implemented steps of:		
a) <b>decoding</b> the <b>SIMD</b> pack <b>instruction</b> ;	<b>“decoding”</b> See ‘101 claim 1, Term 2.	<b>“decoding”</b> – See ‘101 patent claim 1, Term 2.
b) reading the first <b>packed data</b> and reading the second <b>packed data</b> ;	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 claim 1, Term 1.
c) simultaneously <b>copying</b> , in response to the pack instruction, a part of each data element in the first and second plurality of data elements into a third <b>packed data</b> sequence as a third plurality of separate data elements.	<b>“copying”</b> See ‘101 claim 1, Term 4.	<b>“copying”</b> – See ‘101 patent claim 1, Term 4.
10. The method of claim 9, wherein the part is half of the bits in each data element in the first and second plurality of data elements.		
11. The method of claim 10, wherein the part is either the low or the high order bits of each data element in the first and second plurality of data elements.		
12. The method of claim 11, wherein the first plurality of data elements and the	<b>“each include either two, four, or eight data elements”</b> See ‘101 claim 4, Term 5.	<b>“each include either two, four, or eight data elements”</b> – See ‘101 patent

## JOINT CHART TAB B – INTEL PATENTS

<b>‘101 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
second plurality of data elements <b>each include either two, four, or eight data elements.</b>		claim 4, Term 5.
13. The method of claim 12, wherein the parts copied from the first plurality of data elements are stored adjacent to each other in the plurality of result data elements.		
14. The method of claim 13, wherein the parts copied front the first and second plurality of data elements are stored in the same order as the first and second plurality of data elements appear in the first and second <b>packed data</b> .	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 claim 1, Term 1.
15. The method of claim 14, wherein all data elements in the first and second plurality of data elements are signed, and wherein all data elements in the third plurality of data elements are either signed or unsigned.		



## JOINT CHART TAB B – INTEL PATENTS

## V. '275 PATENT

'275 Patent		
Claim Language	Transmeta Proposed Constructions	Intel Proposed Constructions
1. A method for manipulating <b>packed data</b> in a computer system comprising the computer implemented steps of:	<b>"packed data"</b> See '101 claim 1, Term 1.	<b>"packed data"</b> See '101 claim 1, Term 1.
a) <b>decoding</b> a <b>Single Instruction Multiple Data (SIMD)</b> unpack <b>instruction</b> , the instruction identifying a first and second <b>packed data</b> respectively including a first plurality of data elements and a second plurality of data elements, each data element consisting of a separate multiple bit data field, each data element in the first plurality of data elements corresponds to a data element in the second plurality of data elements in a respective position; and	<b>"decoding"</b> See '101 claim 1, Term 2.	<b>"decoding"</b> – See '101 patent claim 1, Term 2.
	<b>"Single Instruction Multiple Data (SIMD)...instruction"</b> See '101 claim 1, Term 3. [Agreed to term]	
b) simultaneously <b>copying</b> , in response to the unpack instruction, less than all data elements from the first plurality of data elements and corresponding data elements from the second plurality of data elements into a third <b>packed data</b> as a plurality of separate result data elements.	<b>"copying"</b> See '101 claim 1, Term 4.	<b>"copying"</b> – See '101 patent claim 1, Term 4.
2. The method of claim 1, wherein the step of simultaneously <b>copying</b> includes simultaneously <b>copying</b> half of the data elements in the first plurality of data	<b>"copying"</b> See '101 claim 1, Term 4.	<b>"copying"</b> – See '101 patent claim 1, Term 4.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘275 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
elements and half the data elements of the second plurality of data elements.		
3. The method of claim 2, wherein the first plurality of data elements and the second plurality of data elements <b>each includes either two, four, or eight data elements</b> .	<b>“each include either two, four, or eight data elements”</b> See ‘101 claim 4, Term 5.	<b>“each includes either two, four, or eight data elements”</b> – See ‘101 patent claim 4, Term 5.
4. The method of claim 1, wherein the step of copying includes interleaving the corresponding data elements from the first and second plurality of data elements into the third <b>packed data</b> as separate result data elements.	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 claim 1, Term 1.
5. The method of claim 4, wherein the first plurality of data are copied in the same order as the first plurality of data elements appear in the first <b>packed data</b> sequence.	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 claim 1, Term 1.
6. A computer implemented method for manipulating data elements in a first and second <b>packed data</b> in response to a <b>Single Instruction Multiple Data (SIMD)</b> unpack <b>instruction</b> , the first and second <b>packed data</b> respectively including a first plurality of data elements and a second	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 claim 1, Term 1.
	<b>“Single Instruction Multiple Data (SIMD)...instruction”</b> See ‘101 claim 1, Term 3. [Agreed to term]	

## JOINT CHART TAB B – INTEL PATENTS

<b>‘275 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
plurality of data elements, each data element consisting of a separate multiple bit data field, wherein each data element in the first plurality of data elements corresponds to a different element in the second plurality of data elements in a respective position, the method comprising the computer implemented steps of:		
a) <b>decoding</b> the <b>SIMD</b> unpack instruction;		
b) reading the first <b>packed data</b> and reading the second <b>packed data</b> ;	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 claim 1, Term 1.
c) simultaneously <b>copying</b> , in response to the unpack instruction, less than all data elements from the first plurality of data elements and corresponding data elements from the second plurality of data elements into a third <b>packed data</b> as a third plurality of separate data elements.	<b>“copying”</b> See ‘101 claim 1, Term 4.	<b>“copying”</b> – See ‘101 patent claim 1, Term 4.
7. The method of claim 6, wherein the step of simultaneously <b>copying</b> includes simultaneously <b>copying</b> half of the data elements in the first plurality of data elements and half the data elements of the second plurality of data elements.	<b>“copying”</b> See ‘101 claim 1, Term 4.	<b>“copying”</b> – See ‘101 patent claim 1, Term 4.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘275 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
8. The method of claim 7, wherein the first plurality of data elements and the second plurality of data elements <b>each includes either two, four, or eight data elements</b> .	<b>“each include either two, four, or eight data elements”</b> See ‘101 claim 4, Term 5.	<b>“each includes either two, four, or eight data elements”</b> – See ‘101 patent claim 4, Term 5.
9. The method of claim 6, wherein the step of copying includes interleaving the corresponding data elements from the first and second plurality of data elements into the third <b>packed data</b> as separate result data elements.	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 claim 1, Term 1.
10. The method of claim 9, wherein the first plurality of data are copied in the same order as the first plurality of data elements appear in the first <b>packed data</b> sequence.	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 claim 1, Term 1.

VI. **‘634 PATENT**

<b>‘634 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
3. In a computer system, a method comprising:		

## JOINT CHART TAB B – INTEL PATENTS

<b>‘634 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
responsive to the execution of a single instruction that specifies a first <b>packed data</b> and a second <b>packed data</b> , said first <b>packed data</b> including $A_1, A_2, A_3, A_4$ as data elements, said second <b>packed data</b> including $B_1, B_2, B_3$ , and $B_4$ as data elements, performing	<b>“packed data”</b> See ‘101 claim 1, Term 1. <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘634, Figs. 4, 5a-5c, 1:39-48, 10:10-48.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
performing the operation $(A_1 \times B_1) + (A_2 \times B_2)$ to generate a first data element in a third <b>packed data</b> ;		
performing the operation $(A_3 \times B_3) + (A_4 \times B_4)$ to generate a second data element in said third <b>packed data</b> ;		
completing execution of said single instruction without adding said first and second data elements of said third <b>packed data</b> ; and		
storing said third <b>packed data</b> for use as an operand to another instruction.		
4. The method of claim 3, further including:		
accessing said first <b>packed data</b> from a register; and writing said third <b>packed data</b> over said first <b>packed data</b> in said register.	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘634 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
5. In a computer system having stored therein a first <b>packed data</b> and a second <b>packed data</b> each containing initial data elements, each of said initial data elements in said first <b>packed data</b> having a corresponding initial data element in said second <b>packed data</b> , a method for performing multiply add operations in response to a single instruction, said method comprising the steps of:	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
multiplying together said corresponding initial data elements in said first <b>packed data</b> and said second <b>packed data</b> to generate corresponding <b>intermediate data elements</b> , said <b>intermediate data elements</b> being divided into a number of sets;	<b>“intermediate data elements”</b> means a result that is a fully calculated product. [Term 2] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘634, 1:42-45, 5:56-61, 6:60-62, 10:15-18, 12:51-63, 13:24-45, 14:11-16; Cited References: ‘828, 4:1-24.	<b>“intermediate data elements”</b> – No construction necessary. [Term 2] <b>Intrinsic Evidence:</b> ‘634 patent at 5:59-67; 6:60-62; 12:55-61.
generating a plurality of result data elements, a first of said plurality of result data elements representing the sum of said <b>intermediate result data elements</b> in a first of said number of sets, a second of said plurality of result data elements representing the sum of said <b>intermediate result data elements</b> in a second of said number of sets; and	This element is indefinite because there is no antecedent basis for “said intermediate result data elements.”  <b>“intermediate result data elements”</b> means a result that is a fully calculated product. [Term 3] <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘634, 1:42-45, 5:56-61, 6:60-62, 10:15-18, 12:51-63, 13:24-45, 14:11-16; Cited References: ‘828, 4:1-24.	<b>“intermediate result data elements”</b> – No construction necessary. [Term 3] <b>Intrinsic Evidence:</b> ‘634 patent at 5:59-67; 6:60-62; 12:55-61.
completing execution of said single		

## JOINT CHART TAB B – INTEL PATENTS

<b>‘634 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
instruction without summing said plurality of result data elements.		
6. The method of claim 5, further including:		
storing said plurality of result data elements as a third <b>packed data</b> for use as an operand to another instruction.	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
10. In a computer system, a method comprising:		
responsive to the execution of a single instruction that specifies a first <b>packed data</b> and a second <b>packed data</b> each containing initial data elements, each of said initial data elements in said first <b>packed data</b> having a corresponding initial data element in said second <b>packed data</b> , performing	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
multiplying together said corresponding initial data elements in said first <b>packed data</b> and said second <b>packed data</b> to generate corresponding <b>intermediate data elements</b> , said <b>intermediate data elements</b> being divided into a number of sets;	<b>“intermediate data elements”</b> See ‘634 claim 5, Term 2.	<b>“intermediate data elements”</b> – See ‘634 patent claim 5, Term 2.
generating a plurality of result data elements, a first of said plurality of result	<b>“intermediate result data elements”</b> See ‘634	<b>“intermediate result data elements”</b> – See

## JOINT CHART TAB B – INTEL PATENTS

<b>‘634 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
data elements representing the sum of said <b>intermediate result data elements</b> in a first of said number of sets, a second of said plurality of result data elements representing the sum of said <b>intermediate result data elements</b> in a second of said number of sets; and	claim 5, Term 3.	’634 patent claim 5, Term 3.
completing execution of said single instruction without summing said plurality of result data elements.		
12. A computer-implemented method comprising:		
responsive to the execution of a single instruction that specifies a first and second storage areas having respectively stored therein a first and second <b>packed data</b> , said first and second <b>packed data</b> each having a first, second, third, and fourth data elements, performing,	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ’101 patent claim 1, Term 1.
multiplying together said first data elements to generate a first <b>intermediate result</b> ,	<b>“intermediate result”</b> means a result that is a fully calculated product. [Term 4]  <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘634, 1:42-45, 5:56-61, 6:60-62, 10:15-18, 12:51-63, 13:24-45, 14:11-16; Cited References: ‘828, 4:1-24.	<b>“intermediate result”</b> – See ’634 patent claim 5, Term 3. [Term 4]
multiplying together said second data elements to generate a second		



## JOINT CHART TAB B – INTEL PATENTS

<b>‘634 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
<b>intermediate result,</b>		
multiplying together said third data elements to generate a third <b>intermediate result,</b>		
multiplying together said fourth data elements to generate a fourth <b>intermediate result,</b>		
adding together said first <b>intermediate result</b> and said second <b>intermediate result</b> to generate a fifth <b>intermediate result,</b>		
adding together said third <b>intermediate result</b> and said fourth <b>intermediate result</b> to generate a sixth <b>intermediate result,</b> and		
storing said fifth and sixth <b>intermediate results</b> as first and second unaccumulated data elements of a third <b>packed data,</b> respectively, wherein said third <b>packed data</b> includes only said first and second data elements.		
14. In a computer system, a method comprising:		
responsive to the execution of a single instruction, performing,		
fetching a first <b>packed data</b> and a second <b>packed data,</b> said first <b>packed data</b>	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘634 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
including A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub> , and A <sub>4</sub> as data elements, said second <b>packed data</b> including B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub> , B <sub>4</sub> , as data elements;		
performing the operation (A <sub>1</sub> ×B <sub>1</sub> )+(A <sub>2</sub> ×B <sub>2</sub> ) to generate a first result;		
performing the operation (A <sub>3</sub> ×B <sub>3</sub> )+(A <sub>4</sub> ×B <sub>4</sub> ) to generate a second result;		
storing said first and second results as unaccumulated data elements in a third storage area, said third storage area having at least a first field and a second field, said first field for saving said first result as a first unaccumulated data element of said third storage area, and said second field for saving said second result as a second unaccumulated data element of said third storage area.		

VII. **‘529 PATENT**

<b>‘529 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
30. A method for manipulating a first <b>packed data</b> and a second <b>packed data</b> in a computer system, the first <b>packed data</b>	<b>“packed data”</b> See ‘101 claim 1, Term 1. <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘529, Figs. 6, 7, 6:63-7:23; Cited References: ‘421, 4:50-67;	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘529 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
having an A data element and a B data element adjacent to the A data element, the second <b>packed data</b> having a C data element and a D data element adjacent to the C data element, the method comprising	‘892, 10:34-53; ‘257, 11:33-52; ‘862, 7:21-40; ‘232, 4:44-58; ‘684, 5:66-6:7.	
a) <b>decoding</b> a single instruction;	<b>“decoding”</b> See ‘101 claim 1, Term 2. <b>Intrinsic Evidence:</b> <i>see, e.g.</i> , ‘529, Fig. 8, 6:38-44, 7:38-43, 7:50-52; Cited References: ‘067, 4:54-5:10; ‘735, 2:41-63, 5:1-6:62, Claims 7-20; ‘404, 3:40-66, Claims 5, 19, 23; ‘812, 3:66-4:46.	<b>“decoding”</b> – See ‘101 patent claim 1, Term 2.
b) in response to said <b>decoding</b> of said single instruction,		
performing the operation of (A+B) to generate a first data element in a third <b>packed data</b> , and		
performing the operation of (C+D) to generate a second data element in the third <b>packed data</b> ; and		
c) storing said third <b>packed data</b> in a storage area.		
31. The method of claim 30, further comprising: prior to performing the operation of (A+B) and the operation of (C+D),		
storing the first <b>packed data</b> into the	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1,

## JOINT CHART TAB B – INTEL PATENTS

<b>‘529 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
storage area, and		Term 1.
storing the second <b>packed data</b> into the storage area.		
33. The method of claim 30, wherein		
the first <b>packed data</b> further has an E data element and an F data element adjacent the E data element,	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
the second <b>packed data</b> further has a G data element and an H data element adjacent the G data element,		
and in response to said <b>decoding</b> of said single instruction, prior to said storing of said third <b>packed data</b> in the storage area, the method further includes	<b>“decoding”</b> See ‘101 claim 1, Term 2.	<b>“decoding”</b> – See ‘101 patent claim 1, Term 2.
performing the operation of (E+F) to generate a third data element in the third <b>packed data</b> , and		
performing the operation of (G+H) to generate a fourth data element in the third <b>packed data</b> .		
34. The method of claim 33, further comprising:		
prior to performing the operations,		
storing the first <b>packed data</b> into the storage area, and	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.

## JOINT CHART TAB B – INTEL PATENTS

<b>‘529 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
storing the second <b>packed data</b> into the storage area.		
36. A method of executing a single instruction in a computer, said method comprising:		
summing a pair of data elements within a first <b>packed data</b> operand of said single instruction;	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
summing a pair of data elements within a second <b>packed data</b> operand of said single instruction; and		
storing the summed pairs as separate data elements in a result <b>packed data</b> operand for use by another instruction.		
37. The method of claim 36, wherein said data elements are floating point data.		
38. The method of claim 36, further comprising:	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
prior to summing the pair of data elements in the first <b>packed data</b> operand and the second <b>packed data</b> operand,		
storing the first <b>packed data</b> operand into a first register, and		
storing the second <b>packed data</b> into a		

## JOINT CHART TAB B – INTEL PATENTS

<b>‘529 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
second register.		
48. A method in a processor for executing an <b>intra-add</b> operation using operands, the method comprising:		
responsive to the processor receiving a single <b>intra-add</b> instruction and a first and second operand, each of the first and second operand being a <b>packed data</b> type and having a plurality of data elements of an even number, the even number of the plurality of data elements forming pairs of data elements from one end to another end of each operand,	<b>“packed data”</b> See ‘101 claim 1, Term 1.	<b>“packed data”</b> See ‘101 patent claim 1, Term 1.
for the first operand, summing the data elements of each pair of data elements together to generate lower order data elements of a resultant, and		
for the second operand, summing the data elements of each pair of data elements together to generate higher order data elements of the resultant, the resultant having a plurality of data elements of the even number.		
49. The method of claim 48, wherein each of the data elements represent floating point data.		

*JOINT CHART TAB B – INTEL PATENTS*

<b>‘529 Patent</b>		
<b>Claim Language</b>	<b>Transmeta Proposed Constructions</b>	<b>Intel Proposed Constructions</b>
50. The method of claim 48, wherein each of the data elements has the same number of bits.		